Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2009-10-20
2011-10-18
Kebede, Brook (Department: 2894)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C257SE21619, C257SE21634
Reexamination Certificate
active
08039350
ABSTRACT:
Methods of fabricating metal-oxide-semiconductor (MOS) transistors having elevated source/drain regions are provided. The MOS transistors formed by these methods may include a gate pattern formed to cross over a predetermined region of a substrate. Recessed regions are provided in the substrate adjacent to the gate pattern. Epitaxial layers are provided on bottom surfaces of the recessed regions. High concentration impurity regions are provided in the epitaxial layers. The recessed regions may be formed using a chemical dry etching techniques.
REFERENCES:
patent: 4998150 (1991-03-01), Rodder et al.
patent: 5200352 (1993-04-01), Pfiester
patent: 5397909 (1995-03-01), Moslehi
patent: 5677214 (1997-10-01), Hsu
patent: 5908313 (1999-06-01), Chau et al.
patent: 5915183 (1999-06-01), Gambino et al.
patent: 6090691 (2000-07-01), Ang et al.
patent: 6114209 (2000-09-01), Chu et al.
patent: 6368926 (2002-04-01), Wu
patent: 6395621 (2002-05-01), Mizushima et al.
patent: 6440807 (2002-08-01), Ajmera et al.
patent: 6580134 (2003-06-01), Song et al.
patent: 6765273 (2004-07-01), Chau et al.
patent: 2002/0195660 (2002-12-01), Lee
patent: 2002-151682 (2002-05-01), None
patent: 2002151682 (2002-05-01), None
patent: 2000-0065719 (2000-11-01), None
patent: 10-0332108 (2002-04-01), None
English translation on Dec. 2007 of JP 2002151682 A, published on May 5, 2002.
Choi Si-Young
Jung In-Soo
Lee Byeong-Chan
Lee Deok-Hyung
Son Yong-Hoon
Kebede Brook
Myers Bigel & Sibley & Sajovec
Samsung Electronics Co,. Ltd.
LandOfFree
Methods of fabricating MOS transistors having recesses with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of fabricating MOS transistors having recesses with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of fabricating MOS transistors having recesses with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4296857