Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1997-04-25
1999-07-20
Booth, Richard A.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438250, 438381, 438393, H01L 218234
Patent
active
059267070
ABSTRACT:
Methods of forming DRAM memory devices include the steps of forming deep storage electrode contact regions to improve the refresh characteristics of DRAM memory cells therein. In particular, the methods include the steps of forming an array of DRAM memory cells in a field ion region of second conductivity type. These memory cells contain storage electrode contact regions and bit line contact regions of first conductivity type therein. An electrically insulating layer is then deposited on the memory cells. Storage electrode contact holes are formed in the electrically insulating layer to expose the storage electrode contact regions. Dopants of first conductivity type are then implanted through the storage electrode contact holes and into the storage electrode contact regions at a first energy in a range between about 60 and 150 KeV. Then, dopants of first conductivity type are again implanted through the storage electrode contact holes at a second higher energy in a range between about 200 and 450 KeV. These dual implanting steps are preferably performed to define deep storage electrode contact extensions which extend through the field ion region and form nonrectifying junctions with the semiconductor substrate. These storage electrode contact extensions improve the refresh characteristics of the memory cells in the array by compensating for parasitic electric fields and etching damage in the field ion region.
REFERENCES:
patent: 4277882 (1981-07-01), Crossley
patent: 4716126 (1987-12-01), Cogan
patent: 5187122 (1993-02-01), Bonis
patent: 5194929 (1993-03-01), Ohshima et al.
patent: 5198386 (1993-03-01), Gonzalez
patent: 5250832 (1993-10-01), Murai
patent: 5276346 (1994-01-01), Iwai et al.
patent: 5389558 (1995-02-01), Suwanai et al.
patent: 5395784 (1995-03-01), Lu et al.
patent: 5569616 (1996-10-01), Ohki et al.
patent: 5770497 (1998-06-01), Wu et al.
patent: 5780336 (1998-07-01), Son et al.
patent: 5801065 (1998-09-01), Rizvi et al.
Booth Richard A.
Hack Jonathan
Samsung Electronics Co,. Ltd.
LandOfFree
Methods for forming integrated circuit memory devices having dee does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods for forming integrated circuit memory devices having dee, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for forming integrated circuit memory devices having dee will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1331004