Methods and apparatus for polishing control

Semiconductor device manufacturing: process – Chemical etching – Combined with the removal of material by nonchemical means

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S740000

Reexamination Certificate

active

07008875

ABSTRACT:
A CMP station can be closed loop controlled by using data obtained by an inline metrology station from a first polished wafer to affect the processing of subsequent polished wafers. The first wafer is polished and measured by the inline metrology station. The metrology station measures at various points the array dielectric thickness, field dielectric thickness, barrier residue thickness and metal residue thickness. The data is then inputted into an algorithm and polishing parameter outputs are calculated. The outputs are sent to the CMP station and used to supplement or replace the previous polishing parameters. Subsequent wafers are polished on the CMP station using the revised polishing parameters.

REFERENCES:
patent: 5081796 (1992-01-01), Schultz
patent: 5486129 (1996-01-01), Sandhu et al.
patent: 5658183 (1997-08-01), Sandhu et al.
patent: 5722875 (1998-03-01), Iwashita et al.
patent: 5730642 (1998-03-01), Sandhu et al.
patent: 5741070 (1998-04-01), Moslehi
patent: 5773316 (1998-06-01), Kurosaki et al.
patent: 5840614 (1998-11-01), Sim et al.
patent: 5985094 (1999-11-01), Mosca
patent: 6159073 (2000-12-01), Wiswesser et al.
patent: 6261152 (2001-07-01), Aiyer
patent: 6413145 (2002-07-01), Pinson et al.
patent: 6422927 (2002-07-01), Zuniga
patent: 6829054 (2004-12-01), Stanke et al.
patent: 6857947 (2005-02-01), Wang et al.
patent: 2001/0015811 (2001-08-01), Ravid et al.
patent: 2001/0026364 (2001-10-01), Ravid et al.
patent: 2002/0005957 (2002-01-01), Moshe et al.
patent: 3801969 (1989-07-01), None
patent: 0879678 (1998-11-01), None
patent: 0904895 (1999-03-01), None
patent: WO99/25520 (1999-05-01), None
International Search Report, International Application No.: PCT/US03/37337, Apr. 19, 2004, pp. 1-2.
Wijekoon et al., “Minimization of Metal Loss during Chemical Mechanical Planerization of Copper-Oxide and Copper—Low κ Damascene Structures”, Mar. 2002, Santa Clara, CA, 4 pp.
Ravid et al., “Copper CMP Planarity Control Using ITM”, 2000, Rehovoth, Israel, 7 pp.
Pan et al., “Copper CMP and Process Control”, Final Paper submitted to CMP-MIC Conference, Feb. 11-12, 1999, Santa Clara, CA and Cambridge, MA, 7 pp.
Zhang et al., “Automated Process Control of Within-Wafer and Wafter-to-Wafer Uniformity in Oxide CMP”, Mar. 2002, Santa Clara, CA, 6 pp.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Methods and apparatus for polishing control does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and apparatus for polishing control, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for polishing control will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3566808

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.