Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of...
Reexamination Certificate
2005-11-01
2009-06-16
Kebede, Brook (Department: 2894)
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
C118S719000
Reexamination Certificate
active
07547644
ABSTRACT:
In a first aspect, a method is provided that includes (1) forming a first barrier layer over the sidewalls and bottom of a via using atomic layer deposition within an atomic layer deposition (ALD) chamber; (2) removing at least a portion of the first barrier layer from the bottom of the via by sputter etching; and (3) depositing a second barrier layer on the sidewalls and bottom of the via within the ALD chamber. Numerous other embodiments are provided, as are systems, methods and computer program products in accordance with these and other aspects.
REFERENCES:
patent: 6077402 (2000-06-01), Hong et al.
patent: 6080285 (2000-06-01), Liu et al.
patent: 6100200 (2000-08-01), Van Buskirk et al.
patent: 6176983 (2001-01-01), Bothra et al.
patent: 6193855 (2001-02-01), Gopalraja et al.
patent: 6211073 (2001-04-01), Ahn et al.
patent: 6265313 (2001-07-01), Huang et al.
patent: 6277249 (2001-08-01), Gopalraja et al.
patent: 6333560 (2001-12-01), Uzoh
patent: 6344419 (2002-02-01), Forster et al.
patent: 6399479 (2002-06-01), Chen et al.
patent: 6429122 (2002-08-01), Chooi et al.
patent: 6436267 (2002-08-01), Carl et al.
patent: 6498091 (2002-12-01), Chen et al.
patent: 6537901 (2003-03-01), Cha et al.
patent: 6554969 (2003-04-01), Chong
patent: 6642146 (2003-11-01), Rozbicki et al.
patent: 6762125 (2004-07-01), Kari et al.
patent: 6784096 (2004-08-01), Chen et al.
patent: 6852194 (2005-02-01), Matsushita et al.
patent: 6974771 (2005-12-01), Chen et al.
patent: 7026238 (2006-04-01), Xi et al.
patent: 2002/0110999 (2002-08-01), Lu et al.
patent: 2002/0122885 (2002-09-01), Ahn
patent: 2003/0000844 (2003-01-01), Carl et al.
patent: 2003/0049375 (2003-03-01), Nguyen et al.
patent: 2003/0057526 (2003-03-01), Chung et al.
patent: 2003/0057527 (2003-03-01), Chung et al.
patent: 2003/0059538 (2003-03-01), Chung et al.
patent: 2003/0140988 (2003-07-01), Gandikota et al.
patent: 2003/0141018 (2003-07-01), Stevens et al.
patent: 2003/0143837 (2003-07-01), Gandikota et al.
patent: 2004/0048461 (2004-03-01), Chen et al.
patent: 2005/0266682 (2005-12-01), Chen et al.
patent: WO 02/39500 (2002-05-01), None
U.S. Appl. No. 10/032,284, filed Dec. 21, 2001, entitled “Gas Delivery Apparatus and Method for Atomic Layer Deposition”.
U.S. Appl. No. 10/193,333, filed Jul. 10, 2002, entitled “Integration of ALD Tantalum Nitride and Alpha-Phase Tantalum for Copper Metallization Application”.
U.S. Appl. No. 10/199,415, filed Jul. 18, 2002, entitled “Enhanced Copper Growth With Ultrathin Barrier Layer for High Performance Interconnects”.
“The Endura XP 300”, Applied Materials, Inc., downloaded from www.amat.com on Sep. 10, 2002.
Office Action of U.S. Appl. No. 10/241,373 mailed Aug. 29, 2003.
Office Action of U.S. Appl. No. 11/185,248 mailed May 12, 2006.
Office Action of U.S. Appl. No. 10/894,774 mailed Jan. 21, 2005.
Chen Fusen
Chen Ling
Fu Jianming
Glenn Walter Benjamin
Gopalraja Praburam
Applied Materials Inc.
Dugan & Dugan PC
Kebede Brook
LandOfFree
Methods and apparatus for forming barrier layers in high... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for forming barrier layers in high..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for forming barrier layers in high... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4146566