Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2008-01-22
2008-01-22
Lamarre, Guy (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S030000, C714S729000, C714S733000, C714S734000
Reexamination Certificate
active
07322000
ABSTRACT:
Semiconductor devices, circuits and methods apply both system logic tests and external interface tests via a common series of boundary shift registers residing on the semiconductor chip. In an exemplary embodiment, a test access port receives an external testing signal from a source outside the semiconductor device, and an on-chip test module (e.g. a built-in self-test (BIST) module) contained within the semiconductor device provides an internal testing signal for the system logic. Control logic selectively provides appropriate input testing signals to the boundary shift registers and receives and processes appropriate output signals from the boundary shift registers in each testing mode. Using the various control techniques, a common set of boundary scan registers may be used to implement, for example, an IEEE 1149.1 interface, a BIST isolation wrapper scan chain, a BIST-mode input/output control, or the like.
REFERENCES:
patent: 5260948 (1993-11-01), Simpson et al.
patent: 5546406 (1996-08-01), Gillenwater et al.
patent: 5570375 (1996-10-01), Tsai et al.
patent: 6288813 (2001-09-01), Kirkpatrick et al.
patent: 6567325 (2003-05-01), Hergott
patent: 6574762 (2003-06-01), Karimi et al.
patent: 6671839 (2003-12-01), Cote et al.
patent: 2002/0184583 (2002-12-01), Hikone et al.
patent: 2004/0006729 (2004-01-01), Pendurkar
patent: 2004/0044937 (2004-03-01), Dubey
patent: 2004/0123197 (2004-06-01), Sunter et al.
patent: 2004/0128595 (2004-07-01), Schoenborn et al.
patent: 2004/0187058 (2004-09-01), Yamada et al.
patent: 2004/0199840 (2004-10-01), Takeoka et al.
patent: 2006/0248417 (2006-11-01), Farmer et al.
“IEEE P1149.6:D2.3 Draft Standard for Boundary-Scan Testing of Advanced Digital Networks”, Mar. 1, 2002, Draft 2.3n, p. 1 and 52.
Makar et al., “IDDQ Test Pattern Generation for Scan Chain Latches and Flip-Flops,” Center for Reliable Computing, Stanford University.
Chakraborty et al., “Enhanced Controllability for IDDQ Test Sets Using Partial Scan,” 28thACM/IEEE Design Automation Conference, Paper 18.2, pp. 278-281.
Cook et al., “Advanced Test Part 2: New Design-For-Test Strategies Tackle Comms IC Changes,” http://www.commsdesign.com/showArticle.jhtml?articleID=16506390 , Dec. 2, 2002.
Kapur et al., “New approach moves logic BIST into mainstream,” http://www.eetimes.com/story/OEG2002101450081, Oct. 14, 2002.
Stephen Pateras, “BIST versus ATPG—separating myths from reality,” http://www.eetimes.com/story/OEG2002112750040, Nov. 27, 2002.
“IEEE Std 1149.1 (JTAG) Testability Primer,” Texas Instruments, 1996.
Benecke Loren J.
Colunga Tomas V.
Vaccaro Joseph S.
Freescale Semiconductor Inc.
Ingrassia Fisher & Lorenz P.C.
Lamarre Guy
Trimmings John P
LandOfFree
Methods and apparatus for extending semiconductor chip... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for extending semiconductor chip..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for extending semiconductor chip... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2752445