Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1998-11-02
2000-05-09
Niebling, John F.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438229, 438230, 438424, 438425, 438443, H01L 218238, H01L 2176
Patent
active
060603488
ABSTRACT:
A method for forming planarized isolation by combining LOCOS and STI isolation processes is described. A first nitride layer is deposited over a pad oxide layer on the surface of a semiconductor substrate. The first nitride layer and pad oxide layer are etched through where they are not covered by a mask to provide openings where the surface of the semiconductor substrate is exposed wherein there is at least one wide opening and one narrow opening. A second nitride layer is deposited over the substrate and etched back to leave spacers on the sidewalls of the openings wherein the narrow opening is filled by the spacers. The exposed semiconductor substrate within the wide opening is oxidized wherein a field oxide region is formed within the wide opening. A portion of the first nitride layer and spacers is etched away whereby the semiconductor substrate within the narrow opening is exposed. A trench is etched into the semiconductor substrate where it is exposed within the narrow opening. An oxide layer is deposited overlying the first nitride layer and field oxide region and filling the trench wherein the oxide layer filling the trench forms a shallow trench isolation region. The oxide layer is polished away with a polish stop at the first nitride layer. The first nitride layer, the spacers, and the pad oxide layer are removed, completing formation of both a field oxide region and a shallow trench isolation region in the fabrication of an integrated circuit device.
REFERENCES:
patent: 4842675 (1989-06-01), Chapman et al.
patent: 5350941 (1994-09-01), Madan
patent: 5411913 (1995-05-01), Bashir et al.
patent: 5498566 (1996-03-01), Lee
patent: 5679599 (1997-10-01), Mehta
patent: 5683932 (1997-11-01), Bashir et al.
patent: 5696021 (1997-12-01), Chan et al.
patent: 5712205 (1998-01-01), Park et al.
Jeng Erik S.
Kuo Ming-Hong
Lin Wei-Ray
Yang Fu-Liang
Ackerman Stephen B.
Niebling John F.
Pike Rosemary L.S.
Pompey Ron
Saile George O.
LandOfFree
Method to fabricate isolation by combining locos and shallow tre does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method to fabricate isolation by combining locos and shallow tre, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to fabricate isolation by combining locos and shallow tre will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1064259