Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2005-02-08
2005-02-08
Nelms, David (Department: 2818)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S267000
Reexamination Certificate
active
06852584
ABSTRACT:
A method and processing tool are provided for trimming a gate electrode structure containing a gate electrode layer with a first dimension. A reaction layer is formed through reaction with the gate electrode structure. The reaction layer is the selectively removed from the unreacted portion of the gate electrode structure by chemical etching, thereby forming a trimmed gate electrode structure with a second dimension that is smaller than the first dimension. The trimming process can be carried out under process conditions where formation of the reaction layer is substantially self-limiting. The trimming process can be repeated to further reduce the dimension of the gate electrode structure.
REFERENCES:
patent: 5910912 (1999-06-01), Hsu et al.
patent: 6794279 (2004-09-01), Stephen et al.
Chen Lee
Kambara Hiromitsu
Yue Hongyu
Le Thao P.
Nelms David
Pillsbury & Winthrop LLP
LandOfFree
Method of trimming a gate electrode structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of trimming a gate electrode structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of trimming a gate electrode structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3505681