Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2007-01-31
2010-06-01
Brewster, William M. (Department: 2823)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S393000, C438S717000
Reexamination Certificate
active
07727837
ABSTRACT:
A method of forming an integrated circuit having a capacitor is disclosed. In one embodiment, the method includes forming a capacitor element with a first electrode, a dielectric layer and a second electrode. The capacitor element is formed using a support layer.
REFERENCES:
patent: 5998100 (1999-12-01), Azuma et al.
patent: 6201273 (2001-03-01), Wang et al.
patent: 6667502 (2003-12-01), Agarwal et al.
patent: 7067385 (2006-06-01), Manning
patent: 2005/0245022 (2005-11-01), Gutsche et al.
“A Mechanically Enhanced Storage node for virtually unlimited Height (MESH) Capacitor Aiming at sub 70nm DRAMS”, by D.H. Kim, et al., IEEE, 2004.
“Novel Robust Cell Capacitor (Leaning Exterminated Ring type Insulator) and New Storage Node Contact (Top Spacer Contact) for 70nm DRAM technology and beyond”, by J.M. Park, et al., 2004 Symposium on VLSI Technology, IEEE 2004.
Gruening-von Schwerin Ulrike
Henke Wolfgang
Mueller Wolfgang
Schloesser Till
Schnabel Florian
Brewster William M.
Dicke Billig & Czaja, PLLC
Qimonda AG
LandOfFree
Method of producing an integrated circuit having a capacitor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of producing an integrated circuit having a capacitor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of producing an integrated circuit having a capacitor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4204895