Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2005-08-16
2005-08-16
Booth, Richard A. (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
Reexamination Certificate
active
06930003
ABSTRACT:
A method of manufacturing a semiconductor device includes a memory region in which non-volatile memory devices are arranged in a matrix form of a plurality of rows and a plurality of columns to form a memory cell array, the method of manufacturing a semiconductor device including the steps of: forming a gate insulation layer above a semiconductor layer; forming a first conductive layer and a stopper layer having a predetermined pattern above the gate insulation layer; forming a first insulation layer and a second conductive layer over the entire surface of the memory region; forming a first side-wall conductive layer on each of both side surfaces of the first conductive layer, and on the semiconductor layer with the first insulation layer interposed, by anisotropic etching of that second conductive layer; forming a third conductive layer over the entire surface of the memory region; forming a second side-wall conductive layer on each of both side surfaces of the first conductive layer, and on the semiconductor layer with the second insulation layer interposed, by anisotropic etching of that third conductive layer; and forming control gates by isotropic etching of the first and second side-wall conductive layers.
REFERENCES:
patent: 5408115 (1995-04-01), Chang
patent: 5422504 (1995-06-01), Chang et al.
patent: 5494838 (1996-02-01), Chang et al.
patent: 5969383 (1999-10-01), Chang et al.
patent: 6177318 (2001-01-01), Ogura et al.
patent: 6248633 (2001-06-01), Ogura et al.
patent: 6255166 (2001-07-01), Ogura et al.
patent: 6413821 (2002-07-01), Ebina et al.
patent: 6518124 (2003-02-01), Ebina et al.
patent: 6627491 (2003-09-01), Ebina et al.
patent: 6656794 (2003-12-01), Shibata
patent: 6664155 (2003-12-01), Kasuya
patent: 2002/0127805 (2002-09-01), Ebina et al.
patent: 2002/0100929 (2003-01-01), Ebina et al.
patent: 2003/0057505 (2003-03-01), Ebina et al.
patent: 2003/0058705 (2003-03-01), Ebina et al.
patent: 2003/0060011 (2003-03-01), Ebina et al.
patent: 2003/0157767 (2003-08-01), Kasuya
patent: 2003/0166321 (2003-09-01), Kasuya
patent: 2003/0166322 (2003-09-01), Kasuya
patent: 2003/0190805 (2003-10-01), Inoue
patent: 2003/0211691 (2003-11-01), Ueda
patent: 2003/0235952 (2003-12-01), Shibata
patent: 2004/0005761 (2004-01-01), Shibata
patent: 2004/0129972 (2004-07-01), Kasuya
patent: 2004/0132247 (2004-07-01), Kasuya
patent: 2005/0032312 (2005-02-01), Ebina et al.
patent: A 7-161851 (1995-06-01), None
patent: B1 2978477 (1999-09-01), None
patent: A 2001-156188 (2001-06-01), None
U.S. Appl. No. 10/636,562, filed Aug. 8, 2003, Inoue.
U.S. Appl. No. 10/689,987, filed Oct. 22, 2003, Kasuya.
U.S. Appl. No. 10/636,582, filed Aug. 8, 2003, Inoue.
U.S. Appl. No. 10/614,985, filed Jul. 9, 2003, Inoue.
U.S. Appl. No. 10/690,025, filed Oct. 22, 2003, Kasuya.
U.S. Appl. No. 10/689,990, filed Oct. 22, 2003, Kasuya.
U.S. Appl. No. 10/689,993, filed Oct. 22, 2003, Kasuya.
Yutaka Hayashi et al. “Twin MONOS Cell with Dual Control Gates” 2000 Symposium on VLSI Technology Digest of Technical Papers.
Kuo-Tung Chang et al. “A New SONOS Memory Using Source-Side Injection for Programming” IEEE Electron Device Letters, vol. 19, No. 7, Jul. 1998.
Wei-Ming Chen et al. “A Novel Flash Memory Device with Split Gate Source Side Injection and OnO Charge Storage Stack (SPIN)” 1997 Symposium on VLSI Technology Digest of Technical Papers.
Booth Richard A.
Oliff & Berridg,e PLC
Seiko Epson Corporation
LandOfFree
Method of manufacturing semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3499294