Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1996-10-23
1998-10-20
Dang, Trung
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438486, 438664, 148DIG19, H01L 2128
Patent
active
058245863
ABSTRACT:
A method of manufacturing a raised source/drain MOSFET by depositing amorphous silicon on the partially formed MOSFET having the gate and gate oxide spacers formed, ion implanting to form the appropriate source/drain junctions, annealing wherein epitaxial growth takes place in regions where the amorphous silicon is over silicon, and etching the remaining amorphous silicon. A layer of refractory metal is deposited and a second anneal converts the refractory metal overlaying silicon to silicide.
REFERENCES:
patent: 4789644 (1988-12-01), Meda
patent: 5079180 (1992-01-01), Rodder et al.
patent: 5250454 (1993-10-01), Maszara et al.
patent: 5314832 (1994-05-01), Deleonibus
patent: 5496750 (1996-03-01), Moslehi
patent: 5637518 (1997-06-01), Prall et al.
S Wolf, "Silicon Processing for the VLSI Era" vol. II, pp. 144-149, Jun. 1990.
Nayak Deepak
Wollesen Donald L.
Advanced Micro Devices , Inc.
Dang Trung
Nelson H. Donald
Radomsky Leon
LandOfFree
Method of manufacturing a raised source/drain MOSFET does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing a raised source/drain MOSFET, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a raised source/drain MOSFET will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-243833