Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-07-05
2008-08-12
Smith, Matthew S. (Department: 2823)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C257SE21598
Reexamination Certificate
active
07410874
ABSTRACT:
A method for forming TGO structures includes providing a substrate containing regions of first, second and third kinds in which devices with respective first, second and third gate oxide layers of different thicknesses are to be formed. The second gate oxide layer is formed over the substrate and then removed from regions of the first kind where the first gate oxide layer is subsequently grown. A first conductive layer is deposited over the substrate. The first conductive layer and second gate oxide layer are subsequently removed from regions of the third kind. The third gate oxide layer followed by deposition of a second conductive layer is formed over the substrate and then removed except from over regions of the third kind.
REFERENCES:
patent: 6147008 (2000-11-01), Chwa et al.
patent: 6268251 (2001-07-01), Zheng et al.
patent: 6541321 (2003-04-01), Buller et al.
patent: 6620679 (2003-09-01), Tzeng et al.
Chu Sanford
Chua Hwee Ngoh
Verma Purakh Raj
Chartered Semiconductor Manufacturing Ltd.
Horizon IP Pte Ltd
Smith Matthew S.
Swanson Walter H
LandOfFree
Method of integrating triple gate oxide thickness does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of integrating triple gate oxide thickness, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of integrating triple gate oxide thickness will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4001266