Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2011-02-15
2011-02-15
Chen, Jack (Department: 2893)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S266000, C257SE21304
Reexamination Certificate
active
07888204
ABSTRACT:
A method of manufacturing a non-volatile memory device is provided. The method includes forming isolation patterns defining an active region on a substrate, forming a floating gate pattern on the active region, and forming a gate line on the floating gate pattern. The floating gate pattern is self-aligned on the active region and has an impurity ion concentration that becomes relatively low as the floating gate pattern gets nearer to the active region.
REFERENCES:
patent: 6462374 (2002-10-01), Usuki et al.
patent: 6943074 (2005-09-01), Kamiya et al.
patent: 2002/0003255 (2002-01-01), Usuki et al.
patent: 2003/0057473 (2003-03-01), Kamiya et al.
patent: 2006/0258076 (2006-11-01), Mizushima et al.
patent: 09-036263 (1997-02-01), None
patent: 2000-311956 (2000-11-01), None
patent: 2002-16155 (2002-01-01), None
patent: 10-0373472 (2003-02-01), None
Han Jae-jong
Hyung Yong-woo
Jee Jung-Geun
Lim Taek-Jin
Son Ho-Min
Chen Jack
Mills & Onello LLP
Samsung Electronics Co,. Ltd.
LandOfFree
Method of forming nonvolatile memory device having floating... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming nonvolatile memory device having floating..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming nonvolatile memory device having floating... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2638977