Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-01-10
2006-01-10
Chaudhari, Chandra (Department: 2891)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S391000
Reexamination Certificate
active
06984556
ABSTRACT:
A two-step etch process is used to form a vertical collar oxide within the upper portion of a trench capacitor. The first step uses CF4/SiF4/O2chemistry and ends when the bottom of the collar within the trench is opened although a thin oxide layer still remains on the surface of the PAD-nitride. The second etch step uses C4F8chemistry to completely remove the remaining silicon oxide layer. The process provides a good uniformity in thickness of the PAD-nitride layer and sufficient collar oxide thickness in the very top section of the collar oxide. The process is applicable for manufacturing deep trench capacitors for DRAM devices.
REFERENCES:
patent: 5930585 (1999-07-01), Coronel et al.
patent: 6066566 (2000-05-01), Naeem et al.
patent: 6074954 (2000-06-01), Lill et al.
patent: 6171974 (2001-01-01), Marks et al.
patent: 6685803 (2004-02-01), Lazarovich et al.
patent: 6800210 (2004-10-01), Patel et al.
patent: 62142326 (1987-06-01), None
Drabe Christian
Haensel Jana
Krasemann Anke
Lorenz Barbara
Morgenstern Thomas
Chaudhari Chandra
Edell Shapiro & Finnan LLC
Infineon - Technologies AG
LandOfFree
Method of forming an isolation layer and method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming an isolation layer and method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming an isolation layer and method of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3549076