Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – By reaction with substrate
Reexamination Certificate
2011-08-30
2011-08-30
Nguyen, Ha Tran T (Department: 2829)
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
By reaction with substrate
C438S770000, C438S775000, C257SE21285, C257SE21293
Reexamination Certificate
active
08008214
ABSTRACT:
In a method of forming an insulation structure, at least one oxide layer is formed on an object by at least one oxidation process, and then at least one nitride layer is formed from the oxide layer by at least one nitration process. An edge portion of the insulation structure may have a thickness substantially the same as that of a central portion of the insulation structure so that the insulation structure may have a uniform thickness and improved insulation characteristics. When the insulation structure is employed as a tunnel insulation layer of a semiconductor device, the semiconductor device may have enhanced endurance and improved electrical characteristics because a threshold voltage distribution of cells in the semiconductor device may become uniform.
REFERENCES:
patent: 6541395 (2003-04-01), Trivedi et al.
patent: 6624090 (2003-09-01), Yu et al.
patent: 7326655 (2008-02-01), Joe
patent: 2004/0082198 (2004-04-01), Nakamura et al.
patent: 2004/0241991 (2004-12-01), Aoyama et al.
patent: 2005/0266637 (2005-12-01), Wang
patent: 2006/0043493 (2006-03-01), Uchiyama
patent: 09-148543 (1997-06-01), None
patent: 10-2000-0001261 (2000-01-01), None
patent: 10-2000-0007412 (2000-02-01), None
patent: 10-2002-0002750 (2002-01-01), None
patent: 10-2005-0053247 (2005-06-01), None
patent: 10-2005-0086296 (2005-08-01), None
patent: 10-2005-106161 (2005-11-01), None
patent: 10-2006-0058813 (2006-06-01), None
Lucovsky “Ultrathin nitrided gate dielectrics: Plasma processing, chemical characterization, performance, and reliability”, IBM J. Res. Develop., vol. 43, No. 3, May 1999.
Hattori, “HCI oxidation conditions for stacking-fault nuclei gettering and for silicon etching,” J. Appl. Phys. 49 (5), May 1978.
Office Action dated Oct. 31, 2007 for corresponding Korean Application No. 2006-127089.
Jee Jung-Geun
Kim Chul-Sung
Koo Bon-young
Leam Hun-Hyeoung
Lee Woong
Harness & Dickey & Pierce P.L.C.
Nguyen Ha Tran T
Samsung Electronics Co,. Ltd.
Scarlett Shaka
LandOfFree
Method of forming an insulation structure and method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming an insulation structure and method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming an insulation structure and method of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2738372