Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – Insulative material deposited upon semiconductive substrate
Reexamination Certificate
2006-12-18
2009-08-04
Cao, Phat X (Department: 2813)
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
Insulative material deposited upon semiconductive substrate
C438S775000, C257SE21625
Reexamination Certificate
active
07569502
ABSTRACT:
A SiOxNygate dielectric and a method for forming a SiOxNygate dielectric by heating a structure comprising a silicon oxide film on a silicon substrate in an atmosphere comprising NH3and then exposing the structure to a plasma comprising a nitrogen source are provided. In one aspect, the structure is annealed after it is exposed to a plasma comprising a nitrogen source. In another aspect, a SiOxNygate dielectric is formed in an integrated processing system by heating a structure comprising a silicon oxide film on a silicon substrate in an atmosphere comprising NH3in one chamber of the integrated processing system and then exposing the structure to a plasma comprising a nitrogen source in another chamber of the integrated processing system.
REFERENCES:
patent: 5939131 (1999-08-01), Kim et al.
patent: 6245616 (2001-06-01), Buchanan et al.
patent: 6268267 (2001-07-01), Lin
patent: 6509604 (2003-01-01), Pham et al.
patent: 6548366 (2003-04-01), Niimi et al.
patent: 6548368 (2003-04-01), Narwankar et al.
patent: 6599807 (2003-07-01), Lim et al.
patent: 6605511 (2003-08-01), Pham et al.
patent: 6610614 (2003-08-01), Niimi et al.
patent: 6649538 (2003-11-01), Cheng et al.
patent: 6780720 (2004-08-01), Burnham et al.
patent: 2001/0049186 (2001-12-01), Ibok
patent: 2002/0197880 (2002-12-01), Niimi et al.
patent: 2002/0197882 (2002-12-01), Niimi et al.
patent: 2002/0197883 (2002-12-01), Niimi et al.
patent: 2002/0197884 (2002-12-01), Niimi et al.
patent: 2003/0109146 (2003-06-01), Colombo et al.
patent: 2003/0111678 (2003-06-01), Colombo et al.
patent: 2004/0053472 (2004-03-01), Kiryu et al.
patent: 1423832 (2003-06-01), None
patent: 1 326 271 (2003-07-01), None
patent: 6-140392 (1994-05-01), None
patent: 02/23614 (2002-03-01), None
D. Ishikawa, et al., “Nitride-Sandwiched-Oxide Gate Insulator for Low Power CMOS,” IEDM, 0-7803-7463-X.02, (2002), p. 869-872, IEEE.
PCT Preliminary Report on Patentability for PCT/US2004/037346, Dated Jun. 29, 2006.
PCT International Search Report and Written Opinion for PCT/US2004/037346, Dated Jun. 29, 2005.
First Office Action corresponding to Chinese Patent Application No. 200480037295.4, Jan. 18, 2008. Provided as a concise explanation of relevance for B1 reference.
Chua Thai Cheng
Nouri Faran
Olsen Christopher
Applied Materials Inc.
Cao Phat X
Doan Nga
Patterson & Sheridan LLP
LandOfFree
Method of forming a silicon oxynitride layer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a silicon oxynitride layer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a silicon oxynitride layer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4139534