Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-08-08
2006-08-08
Kebede, Brooke (Department: 2823)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C257S314000, C257SE21683
Reexamination Certificate
active
07087489
ABSTRACT:
A method of forming a trap type nonvolatile memory device is disclosed. The method includes forming a cell gate insulating layer on a semiconductor substrate. The semiconductor substrate includes a peripheral circuit region and a cell array region. A sacrificial pattern is formed on the cell gate insulating layer to cover the cell array region. The cell gate insulating layer in the peripheral circuit region is then etched using the sacrificial pattern as an etch mask to expose the semiconductor substrate in the peripheral circuit region. The cell gate insulating layer includes a lower insulating layer, a charge storage layer, and an upper insulating layer. Also, the upper insulating layer and the sacrificial pattern are made of material layers having an etch selectivity with respect to each other. The upper insulating layer is made of a metal oxide layer having an etch selectivity with respect to the sacrificial pattern.
REFERENCES:
patent: 3635774 (1972-01-01), Ohta
patent: 5087584 (1992-02-01), Wada et al.
patent: 5104819 (1992-04-01), Freiberger et al.
patent: 5235187 (1993-08-01), Arney et al.
patent: 5366590 (1994-11-01), Kadomura
patent: 5672539 (1997-09-01), Thakur et al.
patent: 5723355 (1998-03-01), Chang et al.
patent: 5856221 (1999-01-01), Clementi et al.
patent: 5885903 (1999-03-01), Torek et al.
patent: 5898258 (1999-04-01), Sakai et al.
patent: 6117730 (2000-09-01), Komori et al.
patent: 6465306 (2002-10-01), Ramsbey et al.
patent: 6642573 (2003-11-01), Halliyal et al.
patent: 6656808 (2003-12-01), Kwean
patent: 2002/0197800 (2002-12-01), Hashimoto et al.
Kebede Brooke
Marger & Johnson & McCollom, P.C.
Samsung Electronics Co,. Ltd.
LandOfFree
Method of fabricating trap type nonvolatile memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating trap type nonvolatile memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating trap type nonvolatile memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3624037