Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2011-04-19
2011-04-19
Cao, Phat X (Department: 2813)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S316000, C257SE21683
Reexamination Certificate
active
07927950
ABSTRACT:
A method of fabricating a floating trap type nonvolatile memory device includes forming a cell gate insulating layer on a semiconductor substrate, the cell gate insulating layer being comprised of a lower insulating layer, a charge storage layer and an upper insulating layer sequentially stacked; thermally annealing the cell gate insulating Layer at a temperature of approximately 810° C. to approximately 1370° C.; and forming a gate electrode on the thermally annealed cell gate insulating layer.
REFERENCES:
patent: 3635774 (1972-01-01), Ohta
patent: 4291326 (1981-09-01), Higuchi et al.
patent: 5087584 (1992-02-01), Wada et al.
patent: 5104819 (1992-04-01), Freiberger et al.
patent: 5235187 (1993-08-01), Arney et al.
patent: 5366590 (1994-11-01), Kadomura
patent: 5449640 (1995-09-01), Hunt et al.
patent: 5599741 (1997-02-01), Matsumoto et al.
patent: 5672539 (1997-09-01), Thakur et al.
patent: 5723355 (1998-03-01), Chang et al.
patent: 5856221 (1999-01-01), Clementi et al.
patent: 5885903 (1999-03-01), Torek et al.
patent: 5898258 (1999-04-01), Sakai et al.
patent: 6117730 (2000-09-01), Komori et al.
patent: 6146948 (2000-11-01), Wu et al.
patent: 6204203 (2001-03-01), Narwankar et al.
patent: 6465306 (2002-10-01), Ramsbey et al.
patent: 6642573 (2003-11-01), Halliyal et al.
patent: 6649538 (2003-11-01), Cheng et al.
patent: 6656808 (2003-12-01), Kwean
patent: 6821835 (2004-11-01), Wilk
patent: 6849505 (2005-02-01), Lee et al.
patent: 6867453 (2005-03-01), Shin et al.
patent: 6900098 (2005-05-01), Ogura et al.
patent: 7141483 (2006-11-01), Yuan et al.
patent: 2002/0115252 (2002-08-01), Haukka et al.
patent: 2002/0197800 (2002-12-01), Hashimoto et al.
patent: 2003/0062567 (2003-04-01), Zheng et al.
patent: 2003/0096472 (2003-05-01), Kang et al.
patent: 2000-114500 (2000-04-01), None
patent: 2004-311803 (2004-11-01), None
patent: 10-1998-0043614 (1998-09-01), None
patent: 10-1998-0047615 (1998-09-01), None
patent: 100193892 (1999-02-01), None
patent: 10-2004-0093606 (2004-11-01), None
patent: 10-2004-0106074 (2004-12-01), None
patent: 10-2004-0108309 (2004-12-01), None
Choi Han-mei
Kim Sung-Jung
Kim Young-sun
Lee Chang-Hyun
Lee Seung-Hwan
Cao Phat X
Doan Nga
Myers Bigel Sibley & Sajovec P.A.
Samsung Electronics Co,. Ltd.
LandOfFree
Method of fabricating trap type nonvolatile memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating trap type nonvolatile memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating trap type nonvolatile memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2734971