Method of fabricating three dimensional gate structure using...

Details Method of fabricating three dimensional gate structure using... Method of fabricating three dimensional gate structure using...

2005-11-01

2005-11-01

Kennedy, Jennifer M. (Department: 2812)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

C438S157000, C438S176000

Reexamination Certificate

active

06960509

ABSTRACT:
The present invention provides a method of fabricating a silicon fin useful in preparing FinFET type semiconductor structures. The method is particularly useful for creating fins with a width and smoothness appropriate for sub-50 nm type gates. The method begins with a silicon fin prepared by lithographic means from an SOI type structure such that the fin is larger in dimension, particularly width, than is desired in the final fin. If desired the silicon fin can include a nitride cap. A conformal diffusion layer, such as of silicon dioxide, is then deposited onto the fin and silicon dioxide substrate. A PECVD deposition using TEOS gas is one method to deposit the diffusion layer. The coated fin is then heated and exposed to oxygen. The oxygen diffuses through the diffusion layer and converts a portion of the silicon material to silicon dioxide. This oxidation continues until a desired amount of silicon material is converted to SiO2such that the remaining silicon has the desired dimensions. The silicon fin is then exposed through wet etching steps that remove the silicon dioxide coating.

REFERENCES:
patent: 6355532 (2002-03-01), Seliskar et al.
patent: 6413802 (2002-07-01), Hu et al.
patent: 6642090 (2003-11-01), Fried et al.
patent: 6765303 (2004-07-01), Krivokapic et al.
patent: 6812119 (2004-11-01), Ahmed et al.
patent: 6844238 (2005-01-01), Yeo et al.
patent: 2004/0108523 (2004-06-01), Chen et al.
patent: 2004/0266076 (2004-12-01), Doris et al.

Affiliated with

Also associated with

Rating

Method of fabricating three dimensional gate structure using... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of fabricating three dimensional gate structure using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating three dimensional gate structure using... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3499343