Method of fabricating semiconductor device for reducing...

Details Method of fabricating semiconductor device for reducing... Method of fabricating semiconductor device for reducing...

2005-12-29

2009-08-25

Garber, Charles D. (Department: 2812)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

C438S238000, C257SE21646

Reexamination Certificate

active

07579233

ABSTRACT:
In a method of fabricating a semiconductor device capable of reducing parasitic capacitance between bit lines and a semiconductor device fabricated by the method, the semiconductor device includes a semiconductor substrate having buried contact landing pads and direct contact landing pads. A lower interlayer insulating layer is disposed on the semiconductor substrate. A plurality of parallel bit line patterns are disposed on the lower interlayer insulating layer to fill the direct contact holes. A passivation layer that conformally covers the lower interlayer insulating layer and the bit line patterns is formed. An upper interlayer insulating layer for covering the semiconductor substrate having the passivation layer is formed. Buried contact plugs are disposed in the upper interlayer insulating layer between the bit line patterns and extended to contact the respective buried contact landing pads through the passivation layer and the lower interlayer insulating layer. Voids are formed in the upper interlayer insulating layer between the bit line patterns and between the buried contact plugs.

REFERENCES:
patent: 6159845 (2000-12-01), Yew et al.
patent: 6255224 (2001-07-01), Kim
patent: 6303464 (2001-10-01), Gaw et al.
patent: 6376330 (2002-04-01), Fulford, Jr. et al.
patent: 6489195 (2002-12-01), Hwang et al.
patent: 6492245 (2002-12-01), Liu et al.
patent: 2001/0051423 (2001-12-01), Kim et al.
patent: 2003/0146513 (2003-08-01), Ireland
patent: 2004/0219777 (2004-11-01), Park et al.
patent: 04-123459 (1992-04-01), None
patent: 08-097379 (1996-04-01), None
patent: 2000-0056157 (2000-09-01), None
patent: 10-2004-0002234 (2004-01-01), None

Affiliated with

Also associated with

Rating

Method of fabricating semiconductor device for reducing... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of fabricating semiconductor device for reducing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating semiconductor device for reducing... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4090476