Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2009-03-04
2011-10-04
Pham, Hoai V (Department: 2892)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S211000, C257SE21179, C257SE21422
Reexamination Certificate
active
08030150
ABSTRACT:
A method of fabricating a non-volatile memory integrated circuit device and a non-volatile memory integrated circuit device fabricated by using the method are provided. A device isolation region is formed in a substrate to define a cell array region and a peripheral circuit region. A plurality of first and second pre-stacked gate structures is formed in the cell array region, and each has a structure in which a lower structure, a conductive pattern and a first sacrificial layer pattern are stacked. Junction regions are formed in the cell array region. Spacers are formed on side walls of the first and second pre-stacked gate structures. A second sacrificial layer pattern filling each space between the second pre-stacked gate structures is formed. The first sacrificial layer pattern is removed from each of the first and second pre-stacked gate structures. A damascene metal layer pattern is formed in each of spaces of the first and second pre-stacked gate structures from which the first sacrificial layer pattern is removed, thus completing first and second stacked gate structures. The second sacrificial layer pattern is removed. A stop layer is formed on top surfaces of the first stacked gate structures, top surfaces and side walls of the second stacked gate structures, and a top surface of the substrate.
REFERENCES:
patent: 7696035 (2010-04-01), Mokhlesi
Hong Chang-ki
Kim Jun-yong
Kwon Byoung-ho
Yoon Bo-un
F. Chau & Associates LLC
Pham Hoai V
Samsung Electronics Co,. Ltd.
LandOfFree
Method of fabricating non-volatile memory integrated circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating non-volatile memory integrated circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating non-volatile memory integrated circuit... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4268052