Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1997-05-05
1998-06-09
Niebling, John
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438637, H01L 21336
Patent
active
057633126
ABSTRACT:
In MOSFET devices with a pair of gate conductor stacks formed of a gate oxide layer, a gate electrode layer and a dielectric cap layer, LDD regions are formed by ion implanting lightly doped regions in the surface of the substrate. The LDD regions are self-aligned with the gate conductor stacks. Then form first dielectric spacers of a first dielectric material on the sidewalls of the gate conductor stacks; and form second dielectric spacers of a second dielectric material on the sidewalls of the first dielectric spacers adjacent to the gate conductor stacks thereby forming double sidewall spacers. Form fully doped regions ion implanted into the surface of the substrate self-aligned with the double sidewall spacers. The fully doped regions are self-aligned with the first and second dielectric spacers formed on the gate conductor stacks. The device is covered with a blanket dielectric layer formed by LPCVD from a TEOS source. Above the new dielectric layer, a mask is formed with a contact opening therethrough over a contact region. Then etch away the second dielectric spacers below the contact opening to form self-aligned contact regions reaching down to the substrate between the first dielectric spacers.
REFERENCES:
patent: 5208472 (1993-05-01), Su et al.
patent: 5286667 (1994-02-01), Lin et al.
patent: 5364807 (1994-11-01), Hwang
patent: 5439839 (1995-08-01), Jang
patent: 5466637 (1995-11-01), Kim
patent: 5468665 (1995-11-01), Lee et al.
patent: 5494838 (1996-02-01), Chang et al.
patent: 5547900 (1996-08-01), Lin
patent: 5602055 (1997-02-01), Nicholls et al.
patent: 5607869 (1997-03-01), Yamazaki
Jeng Erik S.
Liaw Ing-Ruey
Ackerman Stephen B.
Booth Richard A.
Jones II Graham S.
Niebling John
Saile George O.
LandOfFree
Method of fabricating LDD spacers in MOS devices with double spa does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating LDD spacers in MOS devices with double spa, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating LDD spacers in MOS devices with double spa will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2198445