Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1997-05-05
2000-03-14
Fourson, George
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438586, 438595, H01L 2128, H01L 21336, H01L 218242
Patent
active
060372117
ABSTRACT:
A method of fabricating contact holes in high density integrated circuits uses landing plugs to reduce the aspect ratio of the the node contact holes in order to improve the processing window of deep contact holes. Along with nitride spacers on the sidewalls of a transistor gate structure, polysilicon hard masks and polysilicon spacers are used as etching masks in a self-aligned contact process. In addition, the landing plugs incorporate the polysilicon spacers as part of landing plug to increase the contact area. As a result, wide contact processing windows can be achieved in high density integrated circuits.
REFERENCES:
patent: 5235199 (1993-08-01), Hamamoto et al.
patent: 5248628 (1993-09-01), Okabe et al.
patent: 5279989 (1994-01-01), Kim
patent: 5296400 (1994-03-01), Park et al.
patent: 5332685 (1994-07-01), Park et al.
patent: 5563089 (1996-10-01), Jost et al.
patent: 5663092 (1997-09-01), Lee
patent: 5688713 (1997-11-01), Linliu et al.
patent: 5721154 (1998-02-01), Jeng
patent: 5780339 (1998-07-01), Liu et al.
patent: 5792687 (1998-08-01), Jeng et al.
patent: 5914521 (1999-05-01), Jeng et al.
patent: 5956594 (1999-09-01), Yang et al.
Kang, H.K. et al., "Highly Manufacturable Process Technology for Reliable 256 Mbit and 1 Gbit DRAMs," Technical Draft of IEDM, pp. 635-638, 1994.
Sim, S.P. et al., "A New Planar Stacked Technology (PST) for Scaled and Embedded DRAMs," Technical Draft of IEDM, pp. 597-600, 1996.
Chen Bi-Ling
Chen Yue-Feng
Jeng Erik S.
Abbott Elizabeth
Fourson George
Vanguard International Semiconductor Corporation
LandOfFree
Method of fabricating contact holes in high density integrated c does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating contact holes in high density integrated c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating contact holes in high density integrated c will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-168726