Semiconductor device manufacturing: process – Chemical etching – Combined with coating step
Reexamination Certificate
2006-10-03
2006-10-03
Norton, Nadine (Department: 1765)
Semiconductor device manufacturing: process
Chemical etching
Combined with coating step
C438S706000, C438S725000, C252S079100, C216S041000
Reexamination Certificate
active
07115517
ABSTRACT:
A method of fabricating an interconnect structure (e.g., dual damascene interconnect structure, and the like) of an integrated circuit device is disclosed. The interconnect structure is fabricated using a bi-layer mask comprising an imaging film and an organic planarizing film. The bi-layer mask is used to remove lithographic misalignment between a contact hole, a trench, and an underlying conductive line when the interconnect structure is formed. Additionally, a sacrificial layer may be used to protect an inter-metal dielectric (IMD) layer during subsequent planarization of the interconnect structure. The sacrificial layer may be formed of amorphous silicon (Si), titanium nitride (TiN), tungsten (W), and the like. The interconnect structure may be formed of a metal (e.g., copper (Cu), aluminum (Al), tantalum (Ti), tungsten (W), titanium (Ti), and the like) or a conductive compound (e.g., tantalum nitride (TaN), titanium nitride (TiN), tungsten nitride (WN), and the like).
REFERENCES:
patent: 5882996 (1999-03-01), Dai
patent: 5935762 (1999-08-01), Dai et al.
patent: 5985762 (1999-11-01), Geffken et al.
patent: 6436810 (2002-08-01), Kumar et al.
patent: 6514672 (2003-02-01), Young et al.
patent: 6524950 (2003-02-01), Lin
patent: 6576545 (2003-06-01), Hopper et al.
patent: 6743732 (2004-06-01), Lin et al.
patent: 6809028 (2004-10-01), Chen et al.
patent: 2001/0046632 (2001-11-01), Young et al.
Mahorowala, et al., “Transfer Etching of Bilayer Resists in Oxygen-based Plasmas,” Journal of Vacuum Science & Technology A: Vacuum, Surfaces, and Films 18 (4), 1411-1419 (Jul. 2000).
Du Hong
Ye Yan
Zhao Xiaoye
Applied Materials Inc.
Moser IP Law Group
Norton Nadine
Umez-Eronini Lynette T.
LandOfFree
Method of fabricating a dual damascene interconnect structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating a dual damascene interconnect structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating a dual damascene interconnect structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3714224