Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2005-11-29
2008-11-18
Trimmings, John P (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S005110, C714S025000, C714S030000, C714S042000, C714S709000, C714S715000, C714S718000, C714S719000, C714S720000, C714S722000, C714S724000, C714S727000, C714S728000, C714S729000, C714S733000, C714S734000, C714S736000, C714S738000, C714S739000, C714S742000, C714S745000, C365S201000
Reexamination Certificate
active
07454676
ABSTRACT:
A method for testing semiconductor chips having a test logic unit includes: providing a chip having n different register sets, each of which has m different registers that are subdivided into m register groups each having n registers, each register group respectively having only one individual register from a register set, the m register groups being uniquely identifiable using m headers; programming the m different register groups by filling them with m first bit strings, each bit string being respectively assignable to a state of n test modes; transmitting at least one header to select a register group and the state of the n test modes and executing the state of n test modes stored in the selected register group; and using a serial second bit string to read out test results or the status of the test modes.
REFERENCES:
patent: 4951254 (1990-08-01), Ontrop et al.
patent: 5784382 (1998-07-01), Byers et al.
patent: 5898704 (1999-04-01), Kawano
patent: 6158032 (2000-12-01), Currier et al.
patent: 6363443 (2002-03-01), Whetsel
patent: 6574762 (2003-06-01), Karimi et al.
patent: 6715105 (2004-03-01), Rearick
patent: 6968408 (2005-11-01), Joshi et al.
patent: 7139946 (2006-11-01), Nadeau-Dostie et al.
patent: 2002/0010878 (2002-01-01), Ernst et al.
patent: 2003/0167431 (2003-09-01), Nicolaidis et al.
patent: 2005/0240848 (2005-10-01), Cote et al.
patent: 2006/0156108 (2006-07-01), Stracke et al.
Hartmann Udo
Kallscheuer Jochen
Stracke Patric
Edell Shapiro & Finnan LLC
Infineon - Technologies AG
Trimmings John P
LandOfFree
Method for testing semiconductor chips using register sets does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for testing semiconductor chips using register sets, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for testing semiconductor chips using register sets will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4043484