Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2005-07-05
2005-07-05
Whitehead, Jr., Carl (Department: 2813)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S253000, C438S396000, C438S399000
Reexamination Certificate
active
06913966
ABSTRACT:
A capacitor for use in integrated circuits comprises a layer of conductive material. The layer of conductive material including at least a first portion and a second portion, wherein the first portion and the second portion are arranged in a predetermined pattern relative to one another to provide a maximum amount of capacitance per semiconductor die area.
REFERENCES:
patent: 5049517 (1991-09-01), Liu et al.
patent: 5059920 (1991-10-01), Anderson et al.
patent: 5142438 (1992-08-01), Reinberg et al.
patent: 5162248 (1992-11-01), Dennison et al.
patent: 5238862 (1993-08-01), Blalock et al.
patent: 5266512 (1993-11-01), Kirsch
patent: 5281548 (1994-01-01), Prall
patent: 5300801 (1994-04-01), Blalock et al.
patent: 5436188 (1995-07-01), Chen
patent: 5583359 (1996-12-01), Ng et al.
patent: 5792680 (1998-08-01), Sung et al.
patent: 5920763 (1999-07-01), Schuegraf
patent: 5933725 (1999-08-01), Kirsch et al.
patent: 5985732 (1999-11-01), Fazan et al.
patent: 6025624 (2000-02-01), Figura
patent: 6130835 (2000-10-01), Scheuerlein
patent: 6133600 (2000-10-01), Sandhu
patent: 6166941 (2000-12-01), Yoshida et al.
patent: 6180452 (2001-01-01), Figura
patent: 6190960 (2001-02-01), Noble
patent: 6194229 (2001-02-01), Basceri
patent: 6194262 (2001-02-01), Noble
patent: 6215187 (2001-04-01), Ooto et al.
patent: 6319789 (2001-11-01), Carstensen
patent: RE37505 (2002-01-01), Blalock et al.
patent: 6352866 (2002-03-01), Basceri
patent: 6362043 (2002-03-01), Noble
patent: 6373084 (2002-04-01), Figura
patent: 6410955 (2002-06-01), Baker et al.
patent: 6576946 (2003-06-01), Kanai et al.
patent: 2001/0008784 (2001-07-01), Noble
Yamamoto, I , “Low-Temperature Metal/ON/HSG-Cylinder Capacitor Process for High Density Embedded DRAMs,”,Symposium on VLSI Technology Digest of Technical Papers, (1999), 157-158.
Burns and Bond, “Principles of Electronic Circuits”,West Publishing Company, 1st Edition,(1987),390-396.
Gray & Meyer, “Analysis and Design of Analog Integrated Circuits”,John Wiley&sons, Inc., 3rd Edition,(1993),168-170.
Watanabe, et al., “An Advanced Technique for Fabricating Hemispherical-Grained (HSG) Silicon Storage Electrodes”,IEEE Transactions on Electron Devices, vol. 42, No. 2, (Feb. 1995),295-300.
Baker R. Jacob
Beigel Kurt D.
Huynh Yennhu B.
Jr. Carl Whitehead
Micro)n Technology, Inc.
Schwegman Lundberg Woessner & Kluth P.A.
LandOfFree
Method for stabilizing or offsetting voltage in an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for stabilizing or offsetting voltage in an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for stabilizing or offsetting voltage in an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3426623