Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-09-13
2005-09-13
Whitmore, Stacy A. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
06944843
ABSTRACT:
A method for designing a cell-based ASIC device with multiple power supply voltages is disclosed. An ASIC chip image is made without applying power or ground buses to metal layer M1. All fast or high-power circuits are grouped together into high-power logic blocks and synthesized with high-power circuit macro libraries. All slow or low-power circuits are grouped together into low-power logic blocks and synthesized with low power circuit macro libraries. The associate power and ground buses are applied to metal layer M1in each of the logic blocks. The logic blocks are placed on the ASIC so that different voltage groups are separated by at least one cell. The ASIC is then routed and tested before the mask is released.
REFERENCES:
patent: 5723883 (1998-03-01), Gheewalla
patent: 6091090 (2000-07-01), Gheewala
patent: 6466054 (2002-10-01), Kameyama et al.
patent: 6538470 (2003-03-01), Langhammer et al.
patent: 6710621 (2004-03-01), Devlin et al.
patent: 6747478 (2004-06-01), Madurawe
patent: 2003/0101307 (2003-05-01), Gemelli et al.
BAE Systems Information and Electronic Systems Integration Inc
Dillon & Yudell LLP
Lin Sun James
Long Daniel J.
Ng Antony P.
LandOfFree
Method for providing a cell-based ASIC device with multiple... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for providing a cell-based ASIC device with multiple..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for providing a cell-based ASIC device with multiple... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3408060