Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1998-11-27
2000-08-15
Niebling, John F.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438404, 438424, H01L 2176
Patent
active
061035815
ABSTRACT:
A method for fabricating shallow trench isolation stricture wherein a surface oxide layer and a polycrystalline silicon buffer layer are formed on a semiconductor body. Openings are formed through the layers and into the body that constitute trenches. A lining oxide layer is formed on the trench and buffer layer surfaces. A thick oxide layer is deposited on the body to fill the trench, and the layer planarized by chemical-mechanical polishing. The exposed portions of the buffer layer are removed and the horizontal surface oxide layer portions removed by anisotropic etching.
REFERENCES:
patent: 5192706 (1993-03-01), Rodder
patent: 5369052 (1994-11-01), KenKare et al.
patent: 5395790 (1995-03-01), Lur
patent: 5521422 (1996-05-01), Mandelman et al.
patent: 5702977 (1997-12-01), Jang et al.
patent: 5926717 (1999-07-01), Michael et al.
patent: 5930646 (1999-07-01), Gerung et al.
patent: 6022789 (2000-02-01), Takase
Ho Chin-Hsiung
Lin Chung-Te
Tsai Hann-Huei
Ackerman Stephen B.
Jones Josetta A.
Niebling John F.
Saile George O.
Stoffel Wolmar J.
LandOfFree
Method for producing shallow trench isolation structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for producing shallow trench isolation structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for producing shallow trench isolation structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2006034