Method for multilayer CVD processing in a single chamber

Coating processes – Coating by vapor – gas – or smoke – Base includes an inorganic compound containing silicon or...

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C427S255190, C427S255270, C427S255370, C427S255394

Reexamination Certificate

active

06338874

ABSTRACT:

This invention relates to the deposition of multilayer thin films using chemical vapor deposition processing. More particularly, this invention relates to a process for depositing sequential layers of different thin films in the same processing chamber.
BACKGROUND OF THE INVENTION
In the manufacture of liquid crystal cells, two glass plates are joined together with a layer of a liquid crystal material sandwiched between them. The glass substrates have conductive films thereon (at least one must be transparent, such as an ITO film) that can be connected to a source of power to change the orientation of the liquid crystal material. Various areas of the liquid crystal cell can be accessed by proper patterning of the conductive films. More recently, thin film transistors have been used to separately address areas of the liquid crystal cell at fast rates. Such liquid crystal cells are useful for active matrix displays such as TV and computer monitors.
As the requirements for resolution of liquid crystal monitors has increased, it has become desirable to separately address a plurality of areas of the liquid crystal cell, called pixels. Since up to about 1,000,000 pixels are present in modern displays, at least the same number of transistors must be formed on the glass plates so that each pixel can be separately addressed.
Different types of thin film transistors are in current use but most require deposition of a gate dielectric layer over a patterned gate metal with an amorphous silicon layer thereover. Metal contacts are deposited thereafter over the amorphous silicon film, which also can have a thin layer of doped silicon thereover to improve contact between the amorphous silicon and the overlying metal contacts. A nitride layer can also be deposited over the amorphous silicon layer as an etch stop.
It is known how to deposit amorphous silicon and silicon nitride layers by glow discharge or a plasma type process. However, the rate of deposition of CVD films is quite low, e.g., about 100-300 angstroms per minute. Since films up to about 5000 angstroms thick are required for the manufacture of thin film transistors, comparatively lengthy deposition times are thus required which increases the cost of making these films. It would be desirable to improve the deposition rate of CVD films to reduce costs.
Because of the large size and weight of glass substrates which are for example about 350×450×1.1 mm in size, generally large reaction chambers are required for deposition of thin films thereon, and large and often slow transfer equipment is needed to transfer the substrates from one reaction chamber to another for sequential deposition of these thin films. The transfer of substrates requires some amount of time and reduces the throughput of the system. Further the transfer is generally accompanied by a drop in substrate temperature; thus the substrate has to be reheated up to deposition temperature after such transfer, again adding to the time required for deposition. In addition, the danger of contamination of the deposited film during transfer from one chamber to another is always present.
Thus it would be highly desirable to be able to deposit more than one film sequentially in the same reaction chamber in an efficient way, thus eliminating one or more transfer steps, with the disadvantages enumerated above, but without sacrificing the quality of the films or their deposition rate.
SUMMARY OF THE INVENTION
We have found that a plurality of consecutive films useful for making thin film transistors can be sequentially deposited in the same reaction chamber under certain conditions of temperature and pressure. This process eliminates one or more transfers of the large glass substrates between reaction chambers. For one type of transistor it is possible to deposit the gate dielectric silicon nitride and the active amorphous silicon films in the same chamber. For another type of transistor it is possible to deposit the gate dielectric silicon nitride, the active amorphous silicon and a second silicon nitride in the same chamber. For other transistor designs other combinations of films may be needed, and these films may also be deposited in the same chamber. Further, we have found that the deposition rates are improved over prior art processes, thus doubly improving the efficiency of the present process.


REFERENCES:
patent: 4692344 (1987-09-01), Kaganowicz et al.
patent: 4735822 (1988-04-01), Ohtoshi et al.
patent: 4772570 (1988-09-01), Kanai et al.
patent: 4842897 (1989-06-01), Takeuchi et al.
patent: 4892753 (1990-01-01), Wang et al.
patent: 4897284 (1990-01-01), Arai et al.
patent: 4951601 (1990-08-01), Maydan et al.
patent: 4984041 (1991-01-01), Hack et al.
patent: 5041888 (1991-08-01), Possin et al.
patent: 5060034 (1991-10-01), Shimizu et al.
patent: 5075244 (1991-12-01), Sakai et al.
patent: 5132745 (1992-07-01), Kwasnick et al.
patent: 272140 (1988-06-01), None
patent: 272141 (1988-06-01), None
patent: 419160 (1991-03-01), None
patent: 476701 (1992-03-01), None
patent: 573823 (1993-12-01), None
patent: 125082 (1986-11-01), None
patent: 61-88518 (1987-03-01), None
patent: 299080 (1987-12-01), None
patent: 315940 (1988-12-01), None
patent: 31468 (1989-02-01), None
patent: 2-186641 (1990-01-01), None
patent: 2-51277 (1990-02-01), None
patent: 4-346419 (1992-04-01), None
patent: 6-84888 (1994-03-01), None
“Reactive Ion Etching of PECVD n+&agr;-Si:H”, Kuo et al, J. Electrochem. Soc. 139 (1992) Feb., No. 2, pp. 548-552.
A Self-Alignment Process for Amorphous Silicon Thin Film Transistors, IEEE Electron Device LEtters, vol. EDL-3, No. 7, Jul. 1982, pp. 187-189.
“Photochemical Vapor Depostion of Silicon Nitride and fabrication of Thin-Film Transistor”, Suzuki et al, Electronics and Communications in Japan, Part 2, vol. 73, No. 8, no month available 1990, pp. 71-77.
EP Search dated Mar. 18, 1996.
Madan et al, The Physics and Applications of Amorphous Semiconductors, academic Press, no month available 1988, pp. 232-235, 240-243, 268-275, 290-297.
Joint Development Agreement Between Applied Materials, Inc. (Applicant's Assignee) and two unrelated companies (Companies A & B) dated May 29, 1991 (Exhibit A hereto).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for multilayer CVD processing in a single chamber does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for multilayer CVD processing in a single chamber, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for multilayer CVD processing in a single chamber will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2833356

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.