Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2006-03-07
2006-03-07
Ton, David (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S037000
Reexamination Certificate
active
07010734
ABSTRACT:
Methods for reducing the requirement for multiple test vector sub-set insertions of a test vector set on test equipment having a limited memory size. In one embodiment, a single, selective test vector sub-set is utilized in the pre-burn-in test phase of microprocessors and multiple test vector sub-set insertions of a test vector set are utilized in the post-burn-in test phase. In one embodiment, the single, selective test vector sub-set includes selected test vectors from some or all of the test vector sub-sets used in the post-burn-in test phase and is sized to fit within the fixed memory capacity of the test equipment. In another embodiment, a single, selective test vector sub-set is utilized in both the pre-burn and post-burn test phases.
REFERENCES:
patent: 5485471 (1996-01-01), Bershteyn
patent: 5726996 (1998-03-01), Chakradhar et al.
patent: 6154715 (2000-11-01), Dinteman et al.
patent: 6167545 (2000-12-01), Statovici et al.
patent: 6377979 (2002-04-01), Yamashita et al.
patent: 6682947 (2004-01-01), Madge
patent: 6760904 (2004-07-01), Jennion et al.
patent: 6812724 (2004-11-01), Rao et al.
Brahme Upendra S.
Fox Donald E.
Gunnison McKay & Hodgson, L.L.P.
Norris Lisa A.
Sun Microsystems Inc.
Ton David
LandOfFree
Method for microprocessor test insertion reduction does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for microprocessor test insertion reduction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for microprocessor test insertion reduction will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3605481