Semiconductor device manufacturing: process – Radiation or energy treatment modifying properties of... – By differential heating
Reexamination Certificate
2005-04-12
2005-04-12
Whitehead, Jr., Carl (Department: 2813)
Semiconductor device manufacturing: process
Radiation or energy treatment modifying properties of...
By differential heating
C438S502000, C438S522000
Reexamination Certificate
active
06878645
ABSTRACT:
Provided is a process for manufacturing a silicon wafer employing heat treatment which is applied on the silicon wafer in inert gas atmosphere represented by Ar annealing to annihilate Grown-in defects in a surface layer region of the silicon wafer as well as to cause no degradation of haze and micro-roughness on a surface thereof. In a process for manufacturing a silicon wafer having a step of heat treating the silicon wafer in inert gas atmosphere, using a purge box with which the silicon wafer heat treated in the inert gas atmosphere can be unloaded to outside a reaction tube of a heat treatment furnace without being put into contact with the open air, the purge box is filled with mixed gas of nitrogen and oxygen or 100% oxygen gas, and the heat treated silicon wafer is unloaded into the purge box.
REFERENCES:
patent: 4900694 (1990-02-01), Nakagawa
patent: 5246886 (1993-09-01), Sakai et al.
patent: 5735961 (1998-04-01), Shimada
patent: 5879415 (1999-03-01), Shimada
patent: 04-062840 (1992-02-01), None
patent: 05-082460 (1993-04-01), None
patent: 05-291269 (1993-11-01), None
patent: 05-299413 (1993-11-01), None
patent: 07-037831 (1995-02-01), None
patent: 07-074166 (1995-03-01), None
patent: 08-316163 (1996-11-01), None
patent: 09-045597 (1997-02-01), None
patent: 08-288232 (1998-11-01), None
patent: 2000-174028 (2000-06-01), None
A copy of International Search Report for PCT/JP01/05887 mailed on Sep. 25, 2001.
International Preliminary Examination Report for PCT/JP01/05887 mailed on Jul. 10, 2003.
Akiyama Shoji
Kobayashi Norihiro
Matsumoto Yuichi
Shinomiya Masaru
Tamatsuka Masaro
Jr. Carl Whitehead
Pham Thanhha
Rader & Fishman & Grauer, PLLC
Shin-Etsu Handotai & Co., Ltd.
LandOfFree
Method for manufacturing silicon wafer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing silicon wafer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing silicon wafer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3429094