Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1999-04-05
2000-10-17
Chaudhari, Chandra
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
H01L 218238
Patent
active
061330787
ABSTRACT:
A method for forming an Electrostatic Discharge (ESD) protection circuit on a semiconductor device eliminates the formation of an ion-implanted well in the ESD protection circuit to lowering the impurity concentration of the well, thereby reducing the substrate resistance. Accordingly, the leakage current is reduced and snapback voltage characteristics are improved. The method includes forming a channel stop impurity layer over an entire peripheral circuit region of a substrate, including the ESD protection circuit region. A second, deeper, impurity layer is formed in a portion of the peripheral circuit region excluding the ESD protection circuit region, thereby forming one or more wells. A third impurity layer formed from impurities of a different type from the first impurity layer can be implanted in the portion of the peripheral circuit region so as to invert the polarity of a portion of the channel stop layer, thereby providing an active region for a complimentary transistor.
REFERENCES:
patent: 5644460 (1997-07-01), Cluckey
Chaudhari Chandra
Samsung Electronics Co,. Ltd.
Thompson Craig
LandOfFree
Method for manufacturing a semiconductor device having an ESD pr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing a semiconductor device having an ESD pr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing a semiconductor device having an ESD pr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-467800