Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2000-09-08
2002-08-20
Nelms, David (Department: 2818)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S261000, C438S263000
Reexamination Certificate
active
06436749
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to a method of forming semiconductor transistor devices. In particular, the present invention relates to a method and structure for mixed high voltage/low voltage CMOS devices using controlled gate depletion.
In complementary metal oxide silicon (CMOS) technology, there has been a continuing trend in the semiconductor industry to enhance the speed and density of CMOS integrated circuit devices. Advances in essential fabrication techniques such as photolithography and reactive ion etching (RIE) have contributed to successful device miniaturization and reduction in channel length.
Enhancement of device performance also has been accomplished by efforts to reduce capacitances. However, incorporation of thin silicon oxide gate insulators has led to limitation of voltages that may be high enough to result in gate dielectric wear out or breakdown. Accordingly, in order to facilitate high performance with thin silicon oxide gate dielectrics in specific CMOS device locations where higher voltages are demanded, CMOS device fabrication had to be devised to satisfy both demands. Such customization has been realized by utilizing thicker gate oxide material in the areas demanding higher gate voltages, and using thinner gate oxide layers in the areas where required by performance needs. Disadvantageously, however, processes designed to fabricate gate oxide dielectrics of varying thicknesses either grown or deposited on the same CMOS chip tends to suffer from yield or reliability losses, thus resulting in increases in manufacturing costs. This basically is caused by an intrinsic masking and removal step on one or more of the multiple oxides during the growth or deposition of a second thickness.
SUMMARY OF THE INVENTION
Now, according to the present invention, mixed high voltage/low voltage capability in CMOS devices is accomplished by controlling depletion of the gate conductor. Depletion is controlled by leaving a fixed region of the gate conductor intrinsic, or lightly doped, thus separating the heavily doped low resistivity portion of the electrode with an intrinsic region by use of a conducting dopant barrier. The barrier is conductive in nature, but acts as a well controlled diffusion barrier, stopping the “fast” diffusion which normally takes place in polysilicon, and eliminating diffusion between the conductors. Device performance can be precisely predicted by carefully controlling gate conductor thickness.
REFERENCES:
patent: 4661838 (1987-04-01), Wildi et al.
patent: 5296393 (1994-03-01), Smayling et al.
patent: 5393676 (1995-02-01), Anjum et al.
patent: 5602410 (1997-02-01), Schwalke et al.
patent: 5637903 (1997-06-01), Liao et al.
patent: 5648668 (1997-07-01), Kasai
patent: 5763912 (1998-06-01), Parat et al.
patent: 5888870 (1999-03-01), Garden et al.
patent: 5962904 (1999-10-01), Hu
patent: 6291868 (2001-09-01), Weimer et al.
Bertin Claude L.
Gambino Jeffrey P.
Houghton Russell J.
Mandelman Jack A.
Pricer Wilbur D.
Cantor & Colburn LLP
Chadurjian Mark
International Business Machines - Corporation
Le Dung A
Nelms David
LandOfFree
Method for forming mixed high voltage (HV/LV) transistors... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming mixed high voltage (HV/LV) transistors..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming mixed high voltage (HV/LV) transistors... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2949340