Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1996-12-27
1998-03-03
Tsai, Jey
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438256, 438666, H01L 218242
Patent
active
057233748
ABSTRACT:
A new method of avoiding the formation of a polysilicon stringer along the slope of the bit line contact hole edge is described. A gate electrode and associated source/drain regions are formed in and on the surface of a semiconductor substrate wherein the bit line contact is to be formed adjacent to the gate electrode. First spacers are formed on the sidewalls of the gate electrode. A first insulating layer over the gate electrode adjacent to the bit line contact has a first slope. Second spacers on the sidewalls of the first insulating layer adjacent to the bit line contact have a second slope less than the first slope. A second polysilicon layer is deposited overlying the gate electrode and patterned. A first dielectric layer and a third polysilicon layer is deposited overlying the second polysilicon layer. The third polysilicon layer is etched away where the bit line contact is to be formed. The gentler slope of the second spacers allows the third polysilicon layer to be etched away without leaving stringers. A bit line contact opening is etched through a second dielectric layer to the underlying semiconductor substrate wherein the bit line contact opening is separated from the third polysilicon layer by a thickness of the second dielectric layer. A fourth polysilicon layer is deposited within the contact opening to form the bit line contact.
REFERENCES:
patent: 4997790 (1991-03-01), Woo et al.
patent: 5264391 (1993-11-01), Son et al.
patent: 5364811 (1994-11-01), Ajika et al.
patent: 5373178 (1994-12-01), Motoyoshi et al.
patent: 5389568 (1995-02-01), Yun
patent: 5413950 (1995-05-01), Chen et al.
patent: 5489546 (1996-02-01), Ahmad et al.
patent: 5512502 (1996-04-01), Ootsuka et al.
Huang Julie
Liang Mong-Song
Ackerman Stephen B.
Pike Rosemary L. S.
Saile George O.
Taiwan Semiconductor Manufacturing Company , Ltd.
Tsai Jey
LandOfFree
Method for forming dielectric spacer to prevent poly stringer in does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming dielectric spacer to prevent poly stringer in, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming dielectric spacer to prevent poly stringer in will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2247072