Method for forming asymmetric dual gate transistor

Details Method for forming asymmetric dual gate transistor Method for forming asymmetric dual gate transistor

2001-12-13

2003-08-26

Whitehead, Jr., Carl (Department: 2813)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

C438S286000, C438S283000, C438S299000

Reexamination Certificate

active

06610576

ABSTRACT:

BACKGROUND OF THE INVENTION
The present invention relates generally to the field of semiconductor manufacturing and, more specifically, to a method for forming double gated field effect transistors.
The need to remain cost and performance competitive in the production of semiconductor devices has caused continually increasing device density in integrated circuits. To facilitate the increase in device density, new technologies are constantly needed to allow the feature size of these semiconductor devices to be reduced.
The push for ever increasing device densities is particularly strong in CMOS technologies, such as the in the design and fabrication of field effect transistors (FETs). FETs are used in almost all types of integrated circuit design (i.e., microprocessors, memory, etc.) Unfortunately, increased device density in CMOS FET can result in degradation of performance and/or reliability.
One type of FET that has been proposed to facilitate increased device density is a double gated field effect transistor. Double gated FETs use two gates, one on each side of the body, to facilitate scaling of CMOS dimensions while maintaining an acceptable performance. In particular, the use of the double gate increases the gate area, which allows the transistor to have better current control, without increasing the gate length of the device. As such, the double gated FET is able to have the current control of a larger transistor without requiring the device space of the larger transistor.
Unfortunately, several difficulties arise in the design and fabrication of double gated CMOS transistors. First, the relative dimensions of a double gated transistor are such that it is difficult to reliably fabricate one that has a reliable performance and minimum feature size. Second, the threshold voltage of a double gated transistor is highly dependent upon the material used for the two gates. In particular, current fabrication techniques have generally resulted in a double gated transistor that has either too high a threshold voltage, or too low of a threshold voltage. For example, if the gates are doped the same polarity as the source, the threshold voltage will generally be near or below zero. Conversely, if the gates are doped the opposite polarity of the source, then the threshold voltage will be approximately one volt. Neither result is desirable in most CMOS applications.
Thus, there is a need for improved device structures and methods of fabrications of double gated CMOS devices that provide improved threshold voltage of the resulting double gated CMOS without overly increasing fabrication complexity.
BRIEF SUMMARY OF THE INVENTION
In a first aspect, the invention is a method for forming a transistor, the method comprising the steps of:
a) forming a transistor body on a substrate, the transistor body having a first vertical edge and a second vertical edge, and a first end and a second end;
b) implanting a source at the first end of the transistor body, and implanting a drain at the second end of the transistor body;
c) forming a first gate structure adjacent the transistor body first vertical edge, the first gate structure having a first workfunction, and wherein the first gate structure overlaps the source and the drain; and
d) forming a second gate structure adjacent the transistor body second vertical edge, the second gate structure having a second workfunction different from the first workfunction, and wherein the second gate structure does not overlap the source or the drain.
The foregoing and other advantages and features of the invention will be apparent from the following more particular description of a preferred embodiment of the invention, as illustrated in the accompanying drawings.
In a second aspect, the invention is a transistor comprising:
a) a transistor body formed on a substrate, the transistor body having a first vertical edge and a second vertical edge, and a first end and a second end;
b) a source formed at the first end of the transistor body, and a drain formed at the second end of the transistor body;
c) a first gate structure adjacent the transistor body first vertical edge, the first gate structure having a first workfunction, and wherein the first gate structure overlaps the source and the drain; and
d) a second gate structure adjacent the transistor body second vertical edge, the second gate structure having a second workfunction different from the first workfunction, and wherein the second gate structure does not overlap the source or the drain.


REFERENCES:
patent: 5633523 (1997-05-01), Kato
patent: 5773331 (1998-06-01), Solomon et al.
patent: 5780327 (1998-07-01), Chu et al.
patent: 6030861 (2000-02-01), Liu
patent: 6275788 (1987-04-01), None
patent: 6310666 (1988-01-01), None
patent: 7202011 (1995-08-01), None
patent: 8037239 (1996-08-01), None
patent: 09223676 (1997-08-01), None
patent: 92236761 (1997-08-01), None
patent: 10012748 (1998-01-01), None
patent: 11233644 (1999-08-01), None

Affiliated with

Also associated with

Rating

Method for forming asymmetric dual gate transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for forming asymmetric dual gate transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming asymmetric dual gate transistor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3128524