Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
1999-09-10
2001-11-06
Whitehead, Jr., Carl (Department: 2822)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S612000, C438S613000, C438S617000, C438S622000, C438S623000, C438S633000, C438S637000, C438S645000, C438S648000, C438S687000, C438S688000
Reexamination Certificate
active
06313024
ABSTRACT:
FIELD OF THE INVENTION
This invention relates generally to integrated circuits, and more specifically to a conductive support structure within an integrated circuit and its method of formation.
BACKGROUND OF THE INVENTION
Semiconductor devices are continuing to be scaled to smaller dimensions. This is producing an increase in the overall density and number of interconnects being fabricated on the semiconductor device which in turn is creating new integration problems with respect to interconnect resistance-capacitance (RC) coupling.
Decreasing the dimensions of the interconnects increases their resistance (R), and reducing the spacing between interconnects increases the capacitance (C) between them. Propagation delay, crosstalk noise, and power dissipation of the device circuitry due to RC coupling become significant at smaller device geometries, especially between interconnect lines on the same level. In an effort to overcome the problems associated with increasing capacitance, low dielectric constant (low-k) materials have been proposed as a replacement for conventional interlevel dielectric (ILD) films commonly used in semiconductor device fabrication.
Current methods for planarizing low-k dielectric materials, however, are problematic. Specifically when using chemical-mechanical polishing (CMP) processes. The structure of many low-k dielectric materials is such that they have been found to be mechanically weak or compressible. The horizontal and vertical stresses applied during CMP processing are such that low-k dielectric materials are often deformed or damaged by the polishing process. One consequence of this damage is the generation of particles and defects that adversely affect device yields. Accordingly, a need exists to develop alternatives that overcome the aforementioned problems when planarizing low-k dielectric materials.
REFERENCES:
patent: 4729063 (1988-03-01), Matsuo et al.
patent: 4984061 (1991-01-01), Matsumoto
patent: 5036383 (1991-07-01), Mori
patent: 5220199 (1993-06-01), Owada et al.
patent: 5270256 (1993-12-01), Bost et al.
patent: 5287002 (1994-02-01), Freeman, Jr. et al.
patent: 5394013 (1995-02-01), Oku et al.
patent: 5478781 (1995-12-01), Bertin et al.
patent: 5485038 (1996-01-01), Licari et al.
patent: 5621246 (1997-04-01), Motoyama
patent: 5728628 (1998-03-01), Havemann
patent: 5773899 (1998-06-01), Zambrano
patent: 5976710 (1999-11-01), Sachdex et al.
Saran et al, “Elimination of Bond-pad Damage through Structural Reinforcement of Intermetal Dielectrics,” 36th Annual International Reliability Physics Symposium, IEEE 98CH36173, pp. 225-231 (1998).
Cave Nigel G.
Farkas Janos
Yu Kathleen C.
Cooper Kent J.
Jr. Carl Whitehead
Motorola Inc.
Perkins Paula
Rodriguez Robert A.
LandOfFree
Method for forming a semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming a semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming a semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2587423