Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
1995-04-06
2001-09-11
Graybill, David E. (Department: 2814)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S688000
Reexamination Certificate
active
06287963
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to semiconductor integrated circuits, and more specifically to a method for depositing metal layers in integrated circuits so as to form an improved interlevel contact.
2. Description of the Prior Art
In semiconductor integrated circuits, formation of metal interconnect layers is important to the proper operation of these devices. Metal interconnect signal lines make contact to lower conductive layers of the integrated circuit through vias in an insulating layer. For best operation of the device, the metal used to form the interconnect layer should completely fill the via.
Because of its physical properties, aluminum is especially suited for fabrication of metal interconnect lines in integrated circuits. As known in the art and illustrated by the Ono article cited below, aluminum is typically alloyed with small amounts of materials such as silicon. However, the sputtering process used to apply aluminum thin film layers to an integrated circuit generally results in less than ideal filling of contact vias. Large aluminum grains tend to form on the upper surface of the insulating layer. Those grains which form at the edges of the contact via tend to block it before aluminum has a chance to completely fill the via. This results in voids and uneven structures within the via.
This problem is especially acute as integrated circuit devices are fabricated using smaller geometries. The smaller contacts used in these devices tend to have a larger aspect ratio (height to width ratio) than larger geometry devices, which exacerbates the aluminum filling problem.
The uneven thickness of the aluminum layer going into the via, caused by the step coverage problem just described, has an adverse impact on device functionality. If the voids in the via are large enough, contact resistance can be significantly higher than desired. In addition, the thinner regions of the aluminum layer will be subject the well known electromigration problem. This can cause eventual open circuits at the contacts and failure of the device.
Many approaches have been used to try to ensure good metal contact to lower interconnect levels. For example, refractory metal layers have been used in conjunction with the aluminum interconnect layer to improve conduction through a via. Sloped via sidewalls have been used to improve metal filling in the via. The use of sloped sidewalls is becoming less common as device sizes shrink because they consume too much area on a chip.
One technique which has been proposed to overcome the via filling problem is to deposit the aluminum interconnect layers at a temperature between 500° C. and 550° C. At these temperatures, the liquidity of the aluminum is increased, allowing it to flow down into the vias and fill them. This technique is described, for example, in DEVELOPMENT OF A PLANARIZED Al—Si CONTACT FILLING TECHNOLOGY, H. Ono et al, June 1990 VMIC Conference proceedings, pages 76-82. This references teaches that temperatures below 500° C. and above 550° C. result in degraded metal filling of contact vias. It is believed that use of such technique still suffers from problems caused by large grain sizes.
Even with these techniques, the problems of completely filling a via with aluminum are not solved. In part this is due to the fact that aluminum is deposited at a low rate, which tends to encourage larger grain sizes. Voids and other irregularities within the contact continue to be problems with current technologies.
It would be desirable to provide a technique for depositing aluminum thin film layers on an integrated circuit so as to improve coverage in contact vias. It is also desirable that this technique provide a smooth aluminum surface which is easily patterned. It is further desirable that such a technique be compatible with current standard process flows.
SUMMARY OF THE INVENTION
Therefore, according to the present invention, a method is provided for depositing aluminum thin film layers to form improved quality contacts in a semiconductor integrated circuit device. All or some of the deposition process occurs at relatively low deposition rates at a temperature which allows improved surface migration of the deposited aluminum atoms. Aluminum deposited under these conditions tends to fill contact vias without the formation of voids. In order to improve the surface smoothness of the deposited aluminum, the deposition step is periodically interrupted.
REFERENCES:
patent: 3158504 (1964-11-01), Anderson
patent: 3900598 (1975-08-01), Hall et al.
patent: 4107726 (1978-08-01), Schilling
patent: 4436582 (1984-03-01), Saxena
patent: 4502209 (1985-03-01), Eizenberg et al.
patent: 4566177 (1986-01-01), van de Ven
patent: 4661228 (1987-04-01), Mintz
patent: 4756810 (1988-07-01), Lamont, Jr. et al.
patent: 4758533 (1988-07-01), Magee et al.
patent: 4772571 (1988-09-01), Scovell et al.
patent: 4837183 (1989-06-01), Polito et al.
patent: 4892844 (1990-01-01), Cheung
patent: 4944961 (1990-07-01), Lu et al.
patent: 4970176 (1990-11-01), Tracy et al.
patent: 4975389 (1990-12-01), Ryan et al.
patent: 4976839 (1990-12-01), Inoue
patent: 4988423 (1991-01-01), Yamamoto
patent: 4991462 (1991-02-01), Armstrong et al.
patent: 4994162 (1991-02-01), Armstrong et al.
patent: 5106781 (1992-04-01), DeVries
patent: 5108570 (1992-04-01), Wang
patent: 5108951 (1992-04-01), Chen et al.
patent: 0 107 259 A3 (1984-05-01), None
patent: 0 132 720 A1 (1985-02-01), None
patent: 0 137 701 A1 (1985-04-01), None
patent: 0 168 828 A2 (1986-01-01), None
patent: 0 257 277 A2 (1988-03-01), None
patent: 0 269 019 A3 (1988-06-01), None
patent: 0 273 715 A2 (1988-07-01), None
patent: 0 276 087 A2 (1988-07-01), None
patent: 0 310 108 A2 (1989-04-01), None
patent: 0 329 227 A1 (1989-08-01), None
patent: 0 488 628 A2 (1990-11-01), None
patent: 0 430 403 A2 (1991-06-01), None
patent: 0 451 571 A2 (1991-10-01), None
patent: 0 488 264 A3 (1992-06-01), None
patent: 0 499 241 A1 (1992-08-01), None
patent: 2 112 566 (1983-07-01), None
patent: 2 128 636 (1984-05-01), None
patent: 54-71564 (1979-08-01), None
patent: 57-139939 (1982-08-01), None
patent: 58-46641 (1983-01-01), None
patent: 60-227446 (1985-11-01), None
patent: 61-142739 (1986-06-01), None
patent: 63-124447 (1988-05-01), None
patent: 63-136547 (1988-06-01), None
patent: 2-137230 (1988-11-01), None
patent: 1-160036 (1989-06-01), None
patent: 1-077122 (1989-09-01), None
Wolf et al: “Aluminum Thin Films and Physical Vapor Deposition in VLSI”; “Silicon Processing for the VLSI Era”; Lattice Press, 1986 pp. 332-334 and 367-374.*
TiN Metallization Barriers: From 1.2&mgr; to 0.35&mgr; Technology Fabio Pintchovski and Ed Travis, Motorola, Inc., Austin, Texas pp. 777-786, 1992 Materials Research Society.
Development of a Planarized Al-Sl Contact Filling Technology Hisako Ono, et al., VMIC Conference, Jun. 1990, pp. 76-82.
Aluminum Metallization for ULSI, Dipankar Pramanik et al., Solid State Technology Mar. 1990, No. 3, Westford, MA. pp. 73-79.
Thin-film reactions of Al with Co, Cr, Mo, Ta, Ti, and W E. G. Colgan, et al., vol. 4, No. 1989 Materials Research Society, pp. 815-820 date unavailable.
Planarized Aluminum Deposition on TiW and TiN Layers by High Temperature Evaporation, G. E. Georgiou, et al., AT&T Bell Laboratories, Jun. 1989 VMIC Conference, pp. 315-321.
The properties of aluminum thin films sputter deposited at elevated temperatures, M. Inoue et al., J. Vac. Sci. Technol. May 6, 1988, pp. 1636-1939.
Evaluation of Titanium as a Diffusion Barrier Between Aluminum And Silicon for 1.2 &mgr;m CMOS Integrated Circuits, M. Farahani, et al., Electrochemical Society Active Member, pp. 2835-2845 date unavailable.
Nonconformal Al Via Filling and Planarization by Partially Ionized Beam Deposition for Multilevel Interconnection, S. N. Mei, et al., 1987 IEEE, pp. 503-505.
Aluminum Alloy Planarization for Topography Control of Multi-level VLSI Interconnect, van Gogh, et al., 1987 IEEE, pp. 371-375.
Interconnect Materials for VLSI Circuits, Y. Pauleau, Centre National d'Etudes des Telecommunica
Chen Fusen E.
Dixit Girish A.
Liou Fu-Tai
Wei Che-Chia
Galanthay Theodore E
Graybill David E.
Jorgenson Lisa K
STMicroelectronics Inc.
Venglarik Daniel E.
LandOfFree
Method for forming a metal contact does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming a metal contact, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming a metal contact will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2492405