Method for fabricating strained-silicon CMOS transistors

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S300000, C257SE21634

Reexamination Certificate

active

07618856

ABSTRACT:
A semiconductor substrate having a first active region and a second active region for fabricating a first transistor and a second transistor is provided. A first gate structure and a second gate structure are formed on the first active region and the second active region and a first spacer is formed surrounding the first gate structure and the second gate structure. A source/drain region for the first transistor and the second transistor is formed. The first spacer is removed from the first gate structure and the second gate structure and a cap layer is disposed on the first transistor and the second transistor and the cap layer covering the second transistor is removed thereafter. An etching process is performed to form a recess in the substrate surrounding the second gate structure. An epitaxial layer is formed in the recess and the cap layer is removed from the first transistor.

REFERENCES:
patent: 6165826 (2000-12-01), Chau et al.
patent: 7442967 (2008-10-01), Ko
patent: 7452764 (2008-11-01), Hoffmann
patent: 2005/0266632 (2005-12-01), Chen
patent: 1227058 (2005-01-01), None
patent: 1230460 (2005-04-01), None
patent: 1256129 (2006-06-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for fabricating strained-silicon CMOS transistors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for fabricating strained-silicon CMOS transistors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating strained-silicon CMOS transistors will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4088366

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.