Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – Multiple layers
Reexamination Certificate
2007-11-13
2007-11-13
Sarkar, Asok K. (Department: 2891)
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
Multiple layers
C438S758000, C438S458000, C257SE21626
Reexamination Certificate
active
11253229
ABSTRACT:
Embodiments of methods for fabricating a spacer structure on a semiconductor substrate are provided herein. In one embodiment, a method for fabricating a spacer structure on a semiconductor substrate includes providing a substrate containing a base structure over which the spacer structure is to be formed. The spacer structure may be formed over the base structure by depositing a first layer comprising silicon nitride on the base structure, depositing a second layer comprising a silicon-based dielectric material on the first layer, and depositing a third layer comprising silicon nitride on the second layer. The first, second, and third layers are deposited in a single processing reactor.
REFERENCES:
patent: 5122889 (1992-06-01), Kaneko et al.
patent: 5541434 (1996-07-01), Nicholls et al.
patent: 5670431 (1997-09-01), Huanga et al.
patent: 6501122 (2002-12-01), Chan et al.
patent: 6713127 (2004-03-01), Subramony et al.
patent: 6821825 (2004-11-01), Todd et al.
patent: 2003/0124818 (2003-07-01), Luo et al.
patent: 2003/0232514 (2003-12-01), Kim et al.
patent: 2004/0061118 (2004-04-01), Yamazaki et al.
patent: 2005/0109276 (2005-05-01), Iyer et al.
patent: 2006/0160341 (2006-07-01), Lin et al.
Smith, J. W., et al., “Thermal Chemical Vapor Deposition of Bis(Tertiary-Butylamino) Silane-baed Silicon Nitride Thin Films”,Journal of the Electrochemical Society, 152 (4), (2005),G316-G321.
Tamaoki, Naoki , et al., “Low-Temperature Solution for Silicon Nitride LPCVD Using Cl-Free Inorganic Trisilylamine”,in Chemical Vapor Deposition XVI and EUROCVD 14, vol. 1,Proceedings of the International Sumposium, M.D. Allendorf et al., Eds.; Proceedings Volumne Aug. 2003,(2003),693-700.
Iyer R. Suryanarayanan
Tandon Sanjeev
Applied Materials Inc.
Moser IP Law Group
Sarkar Asok K.
Yevsikov Victor V.
LandOfFree
Method for fabricating silicon nitride spacer structures does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating silicon nitride spacer structures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating silicon nitride spacer structures will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3871224