Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2005-02-08
2005-02-08
Zarabian, Amir (Department: 2822)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S270000, C438S589000, C438S696000, C438S700000, C257S329000, C257S330000, C257S332000
Reexamination Certificate
active
06852597
ABSTRACT:
A method for fabricating a power semiconductor device having a trench gate structure is provided. An epitaxial layer of a first conductivity type having a low concentration and a body region of a second conductivity type are sequentially formed on a semiconductor substrate of the first conductivity type having a high concentration. An oxide layer pattern is formed on the body region. A first trench is formed using the oxide layer pattern as an etching mask to perforate a predetermined portion of the body region having a first thickness. A body contact region of the second conductivity type having a high concentration is formed to surround the first trench by impurity ion implantation using the oxide layer pattern as an ion implantation mask. First spacer layers are formed to cover the sidewalls of the first trench and the sidewalls of the oxide layer pattern. A second trench is formed using the oxide layer pattern and the first spacer layers as etching masks to perforate a predetermined portion of the body region having a second thickness greater than the first thickness. A source region of the first conductivity type having a high concentration is formed to surround the second trench by impurity ion implantation using the oxide layer pattern and the first spacer layers as ion implantation masks. Second spacer layers are formed to cover the sidewalls of the second trench and the sidewalls of the first spacer layers. A third trench is formed to a predetermined depth of the epitaxial layer using the oxide layer pattern, the first spacer layers, and the second spacer layers as etching masks. A gate insulating layer is formed in the third trench. A gate conductive pattern is formed in the gate insulating layer. An oxide layer is formed on the gate conductive layer pattern. The first and second spacer layers are removed. A first metal electrode layer is formed to be electrically connected to the source region and the body contact region. A second metal electrode layer is formed to be electrically connected to the gate conductive layer pattern. A third metal electrode layer is formed to be electrically connected to the semiconductor substrate.
REFERENCES:
patent: 5100823 (1992-03-01), Yamada
patent: 5567634 (1996-10-01), Hebert et al.
patent: 5648670 (1997-07-01), Blanchard
patent: 5665619 (1997-09-01), Kwan et al.
patent: 5689128 (1997-11-01), Hshieh et al.
patent: 5891776 (1999-04-01), Han et al.
patent: 5970344 (1999-10-01), Kubo et al.
patent: 6238981 (2001-05-01), Grebs
patent: 6252277 (2001-06-01), Chan et al.
patent: 6316807 (2001-11-01), Fujishima et al.
patent: 6433385 (2002-08-01), Kocon et al.
patent: 20010038121 (2001-11-01), Kim et al.
patent: 20040166637 (2004-08-01), Ito et al.
IEEE 2000, “A 0.03um Trench Gate MOSFET with an ultra low on state resistance and a high destruction immunity during the inductive switching”, A. Narazaki, et al., 3 pages.
IEEE 1999, “2.5V-Driven Nch 3rd Generation Trench Gate MOSFET”, A Osawa, et al., 4 pages.
2001 International Symposium on Power Semiconductor Devices ICs, “An ultra Dense Trench-Gated Power MOSFET Technology Using a Self-Aligned Process”, J. Zeng, et al., 4 pages.
2001 Elsevier Science, Journal of Alloys and Compounds 323-324, “The blue-phosphor Sr2CeO4 synthesized by Pechini's method”, O.A. Serra, et al., 3 pages.
2001 International Symposium on Power Semiconductor Devices ICs, “Recessed Trench MOSFET Process Without Critical Alignments Makes Very High Densities Possible”, A. Finney, et al., 4 pages.
2001 Elsevier Science Ltd., “A process simplification scheme for fabricating self-aligned silicided trench-gate power MOSFETs”, M. Juang, 4 pages.
IEEE 2000, “High-Density Low On-Resistance Trench MOSFETs Employing Oxide Spacers and Self-Align Technique for DC/DC Converter”, J. Kim, et al., 4 pages.
Kim Jong Dae
Kim Sang Gi
Koo Jin Gun
Lee Dae Woo
Moon Roh Tae
Blakely & Sokoloff, Taylor & Zafman
Electronics and Telecommunications Research Institute
Thomas Toniae M.
Zarabian Amir
LandOfFree
Method for fabricating power semiconductor device having... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating power semiconductor device having..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating power semiconductor device having... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3463005