Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1998-09-14
1999-04-20
Chang, Joni
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438254, H01L 218242
Patent
active
058952390
ABSTRACT:
DRAM cells having self-aligned node-contacts-to-bit lines with tungsten landing plug contacts for reduced aspect ratio contact openings and via holes is achieved. A planar insulating layer is formed, and openings for bit line contacts, node contacts, and landing plugs on the chip periphery are concurrently etched. A W/TiN layer is patterned to form bit lines, capacitor node, and multilevel contact landing plugs on the DRAM chip. The landing plugs reduce the aspect ratio of the openings for the multilevel contacts. Bit line sidewall spacers are formed, and a BPSG is deposited and planarized. Capacitor openings are etched in the BPSG aligned over the node contacts. A conformal conducting layer is deposited, and a polymer is deposited and planarized. The polymer and the conducting layer are polished back to complete the capacitor bottom electrodes in the capacitor openings. The polymer is removed. An inter-electrode dielectric layer and a conformal conducting layer (top electrode) are deposited and patterned to complete the capacitors. Capacitor openings are filled with a planarized insulator and the interlevel contact openings etched to the landing plugs therein have reduced aspect ratios. W/TiN plugs are formed in the openings, and a metal layer (Ti--TiN/AlCu/TiN) is deposited and patterned to form the first level of metal interconnections.
REFERENCES:
patent: 4822753 (1989-04-01), Pintchovski et al.
patent: 5045899 (1991-09-01), Arimoto
patent: 5250467 (1993-10-01), Somekh et al.
patent: 5281549 (1994-01-01), Fazan et al.
patent: 5332685 (1994-07-01), Park et al.
patent: 5700731 (1997-12-01), Lin et al.
patent: 5710073 (1998-01-01), Jeng et al.
Jeng Erik S.
Luo Hung-Yi
Ackerman Stephen B.
Chang Joni
Saile George O.
Vanguard International Semiconductor Corporation
LandOfFree
Method for fabricating dynamic random access memory (DRAM) by si does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating dynamic random access memory (DRAM) by si, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating dynamic random access memory (DRAM) by si will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2244089