Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1998-12-30
2000-01-11
Fourson, George
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438231, H01L 21336
Patent
active
060135549
ABSTRACT:
A method for fabricating an LDD MOS transistor includes the steps of forming a gate conductor on a gate oxide layer formed on a substrate, forming a heavily doped source/drain region in the substrate using the gate conductor as a mask, thermally oxidizing the surface of the gate conductor and the substrate, thereby forming a reduced dimension gate conductor, and forming a lightly doped source/drain region in the substrate using the reduced dimension gate conductor as a mask. In the alternate, the method further includes the step of removing the oxidized surface of the gate conductor and the substrate using a cleaning process to expose the reduced dimension gate conductor before forming the lightly doped source/drain region. The thickness of the thermally oxidized surface of the gate conductor is about 500 .ANG..about.5000 .ANG..
REFERENCES:
patent: 5597752 (1997-01-01), Niwa
Amkor Technology Inc.
Anam Semiconductor Inc.
Cook Carmen C.
Fourson George
Garcia Joannie A.
LandOfFree
Method for fabricating an LDD MOS transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating an LDD MOS transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating an LDD MOS transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1461985