Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-07-11
2006-07-11
Coleman, W. David (Department: 2823)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S265000
Reexamination Certificate
active
07074678
ABSTRACT:
In a method for fabricating a buried bit line for a semiconductor memory, the buried bit line is produced as a diffusion region using a dopant source including polysilicon that has previously been applied above the region intended for the buried bit line. This keeps the extent of diffusion within limits and means that the doped polysilicon is particularly suitable for the formation of the insulating oxide region above the buried bit line, due to the rapid oxidation.
REFERENCES:
patent: 4947222 (1990-08-01), Gill et al.
patent: 5168334 (1992-12-01), Mitchell et al.
patent: 5545907 (1996-08-01), Maari
patent: 5627092 (1997-05-01), Alsmeier et al.
patent: 5768192 (1998-06-01), Eitan
patent: 5841163 (1998-11-01), Joo et al.
patent: 5966603 (1999-10-01), Eitan
patent: 6011725 (2000-01-01), Eitan
patent: 6063658 (2000-05-01), Horak et al.
patent: 6168992 (2001-01-01), Lee
patent: 6172396 (2001-01-01), Chang
patent: 6204122 (2001-03-01), Joo et al.
patent: 6242305 (2001-06-01), Foote et al.
patent: 6261924 (2001-07-01), Mandelman et al.
patent: 6326268 (2001-12-01), Park et al.
patent: 6403419 (2002-06-01), Kim et al.
patent: 6429068 (2002-08-01), Divakaruni et al.
patent: 6436766 (2002-08-01), Rangarajan et al.
patent: 6468865 (2002-10-01), Yang et al.
patent: 6501131 (2002-12-01), Divakaruni et al.
patent: 6518103 (2003-02-01), Lai
patent: 6548861 (2003-04-01), Palm et al.
patent: 6566219 (2003-05-01), Kunkel et al.
patent: 6794249 (2004-09-01), Palm et al.
patent: 2003/0151091 (2003-08-01), Palm et al.
patent: 99/60631 (1999-11-01), None
Gratz Achim
Polei Veronika
Röhrich Mayk
Coleman W. David
Greenberg Laurence A.
Infineon - Technologies AG
Locher Ralph E.
Nguyen Khiem D.
LandOfFree
Method for fabricating a buried bit line for a semiconductor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating a buried bit line for a semiconductor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating a buried bit line for a semiconductor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3583798