Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2006-11-21
2006-11-21
Lamarre, Guy (Department: 2138)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
Reexamination Certificate
active
07139948
ABSTRACT:
In one embodiment of the present invention, a scan test methodology is implemented which generates a test pattern set. A linear-time analysis is then performed on the test pattern set. As a result a new test pattern set is generated. Comparisons are made between the original test pattern set and the new test pattern set to analyze any difference in faults detected by the original test pattern set and the new test pattern set. If there are any differences in faults, test pattern generation is performed using the new test pattern set and the original test pattern set is used to augment the new test pattern set.
REFERENCES:
patent: 5574733 (1996-11-01), Kim
Rearick Jeffrey R.
Sharma Manish
Avago Technologies General IP(Singapore) Pte. Ltd.
Kerveros James C.
Lamarre Guy
LandOfFree
Method for determining the impact on test coverage of scan... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for determining the impact on test coverage of scan..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for determining the impact on test coverage of scan... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3705851