Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Patent
1998-06-10
2000-12-19
Cady, Albert De
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
714728, 714726, 714 30, 375106, 327145, G01R 3128
Patent
active
061638641
ABSTRACT:
A boundary scan based VIH/VIL test scheme for a clock forwarded interface of an IEEE 1149.1 Standard-compliant electronic component is provided. The Standard-compliant component has a test access port (TAP) and a forwarded clock interface including data and forwarded clock inputs for receiving signals from and sending signals to external circuitry during a test operation. Connected to each of such component's data inputs is a clocked and an unclocked input buffer. Coupled to the TAP is an instruction register for receiving Standard defined and other test instructions provided by the external circuitry at the TAP. Also coupled to the TAP is a chain of boundary scan cells, each associated with a different one of the input pins and connected to the output of each input buffer coupled thereto, and a TAP controller for generating control signals to capture and shift data through the boundary scan cells in response to test instructions received by the instruction register. Compliance control circuitry, responsive to the instruction register and the TAP controller, operates to couple each BSR cell to the second input buffer when the instruction register has been loaded with a Standard defined instruction. When the instruction register has been loaded with an instruction corresponding to an input threshold voltage test of the data input pins, the compliance control circuitry couples the BSR cell to the first input buffer.
REFERENCES:
patent: 4979190 (1990-12-01), Sager et al.
patent: 5221865 (1993-06-01), Phillips et al.
patent: 5498972 (1996-03-01), Haulin
patent: 5627842 (1997-05-01), Brown et al.
patent: 5633599 (1997-05-01), Kubota
patent: 5673276 (1997-09-01), Jarwala et al.
patent: 5673277 (1997-09-01), Amitai et al.
patent: 5872908 (1999-02-01), Whetsel
patent: 5887001 (1999-03-01), Russell
patent: 5900753 (1999-05-01), Cote et al.
patent: 5983379 (1999-11-01), Warren
patent: 6000051 (1999-12-01), Nasdeau-Dostie et al.
Almy, Making Precise At-Speed Timing Measuremnets via Boundary-Scan, IEEE, 1997.
Crouch, et al., Low Power Mode and IEEE 1149.1 Compliance: A Low Power Solution, IEEE, 1994.
Gage, Scan Control Transport Levels, IEEE, 1994.
Mukherjee, et al., Control Strategies for Chip-Based DFT/BIST Hardware, IEEE, 1994.
Whetsel, Improved Bounday Scan Design, IEEE, 1995.
Kadaras, A Chip to Embedded System Test Process Using IEEE 1149.1 Boundary Scan, IEEE, 1994.
Harrod, et al., Boundary Scan Design for a Memory controller, IEEE, 1990.
Bhavsar Dilip K.
Biro Larry L.
Cady Albert De
Compaq Computer Corporation
Lamarre Guy
LandOfFree
Method for cost-effective production testing of input voltage le does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for cost-effective production testing of input voltage le, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for cost-effective production testing of input voltage le will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-278203