Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – By reaction with substrate
Reexamination Certificate
1997-06-19
2003-04-29
Whitehead, Jr., Carl (Department: 2813)
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
By reaction with substrate
C438S289000, C438S514000, C438S519000, C438S522000, C438S911000, C438S920000, C438S981000
Reexamination Certificate
active
06555484
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to the growth of oxides on semiconductors and, in particular, relates to the differential growth of oxide layers over implanted areas of a silicon based substrate.
BACKGROUND
In the manufacture of semiconductor devices, thin layers of gate oxide are grown over active areas. It has long been known that slow oxide growth rates should be used to reproducibly grow quality thin oxide films of proper thicknesses over semiconductor dies. However, with the advent of new technologies there has been a need grow gate oxide layers of different thicknesses on different sections of a given semiconductor die. For example, in the manufacture of programmable devices some areas of a semiconductor die on a wafer may require gate oxide thicknesses of between 70 Å and 80 Å. In other areas on the same semiconductor die, however, gate oxide thicknesses of 150 Å to 180 Å may be required. Historically, it has been difficult to control the proper oxide thicknesses within the separate regions of a given semiconductor die or wafer using conventional oxide growth methods.
In other applications, again in the manufacture of programmable devices, thin oxide layers are to be grown over areas of silicon that have been heavily doped. Oxidation rates for such areas are typically very much higher than for areas of undoped silicon. For example, areas of silicon that have been doped with phosphorus will exhibit an affinity for oxygen and so such areas of a semiconductor die will tend to oxidize much more quickly than undoped areas. Indeed, oxide growth rates over heavily doped areas of a semiconductor die have been observed that are five times faster than growth rates in undoped areas of the same semiconductor die.
Because of the need to precisely control the thickness of the gate oxide layer, there is a need to be able to control the oxidation rate over areas of heavily doped silicon. Ideally, one would like to keep the oxidation rate over such heavily doped areas approximately the same as the oxidation rate over undoped areas. This would provide for a very controlled oxide growth step during processing of the semiconductor die. At the very least, the oxidation rate for the heavily doped areas of silicon should be predictable and controllable.
SUMMARY OF THE INVENTION
The present invention provides, in one embodiment, a method of controlling the oxidation rate in a semiconductor die. Two different regions of the semiconductor die are implanted with different amounts of dopants/ions. The implantation may occur though a sacrificial oxide layer disposed over the semiconductor die. Following implantation in one or both regions, the semiconductor die may be annealed and the sacrificial oxide layer may be removed. An oxide layer may then be grown over the implanted region(s) of the semiconductor die.
For some embodiments, the semiconductor die may be implanted with arsenic and/or with phosphorus. Further, the anneal may be performed for approximately 30 to 120 minutes at a temperature between approximately 900° C. and 950° C.
REFERENCES:
patent: 3430109 (1969-02-01), Chou
patent: 3585714 (1971-06-01), Chou
patent: 4256514 (1981-03-01), Pogge
patent: 4639288 (1987-01-01), Price et al.
patent: 4851361 (1989-07-01), Schumann et al.
patent: 4916513 (1990-04-01), Li
patent: 4946800 (1990-08-01), Li
patent: 4965221 (1990-10-01), Dennison et al.
patent: 4992390 (1991-02-01), Chang
patent: 5151381 (1992-09-01), Liu et al.
patent: 5296094 (1994-03-01), Shan et al.
patent: 5334861 (1994-08-01), Pfiester et al.
patent: 5393679 (1995-02-01), Yang
patent: 5431778 (1995-07-01), Dahm et al.
patent: 5443998 (1995-08-01), Meyer
patent: 5447884 (1995-09-01), Fahey et al.
patent: 5498577 (1996-03-01), Fulford, Jr. et al.
patent: 5672521 (1997-09-01), Barsan et al.
patent: 5679483 (1997-10-01), Maurer
patent: 5688701 (1997-11-01), Kobayashi et al.
patent: 5702988 (1997-12-01), Liang
patent: 5739056 (1998-04-01), Dennison et al.
patent: 5750428 (1998-05-01), Chang
patent: 5792680 (1998-08-01), Sung et al.
patent: 5795803 (1998-08-01), Takamura et al.
patent: 5869385 (1999-02-01), Tang et al.
patent: 5900658 (1999-05-01), Lee et al.
patent: 53-65086 (1978-10-01), None
patent: 54124986 (1979-09-01), None
patent: 60-116146 (1985-06-01), None
patent: 61-135136 (1986-06-01), None
US 5,679,486, 10/1997, Maurer (withdrawn)*
Silicon Processing for the VLSI Era, Wolf Stanley, vol. 1, pp. 280-282, 1986.*
Silicon Processing for the VLSI Era, Wolf Stanley, vol. 2, pp. 331-332, 1990.*
Silico Processing for the VLSI Era, Wolf Stanley, vol. 1, pp. 280-282, 1986.*
Silicon Processing for the VLSI Era, Wolf Stanley, vol. 1, pp. 219-220, 1986.*
Wolf “Silicon Processing for the VLSI Era” pp. 331-332, vol. 2, 1990.*
Wolf“silicon processing for the VLSI Era” pp. 280-282, vol. 1, 1986.*
Stanley Wolf Ph.D, “Silicon Processing For the VLSI ERA”,Process Technology, vol. 1, pp. 528-534, (1986).
Bamnolker Hanna
Ramkumar Krishnaswamy
Cypress Semiconductor Corp.
Jr. Carl Whitehead
Nguyen Thanh
Sonnenschein Nath & Rosenthal
LandOfFree
Method for controlling the oxidation of implanted silicon does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for controlling the oxidation of implanted silicon, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for controlling the oxidation of implanted silicon will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3019843