Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – Multiple housings
Patent
1995-06-06
1998-02-17
Fahmy, Wael
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
Multiple housings
257698, 257724, 257777, H01L 2302, H01L 2304
Patent
active
057194386
ABSTRACT:
A fabrication method and resultant monolithic electronic module having a separately formed thin-film layer attached to a side surface. The fabrication method includes providing an electronic module composed of stacked integrated circuit chips. A thin-film layer is separately formed on a temporary support which is used to attach the thin-film layer to the electronic module. The disclosed techniques may also be used for attaching an interposer, which may include active circuity, to an electronic module. Specific details of the fabrication method, resulting multichip packages, and various thin-film structures are set forth.
REFERENCES:
patent: 4706166 (1987-11-01), Go
patent: 4922378 (1990-05-01), Malhi et al.
patent: 5019043 (1991-05-01), Fassbender et al.
patent: 5031072 (1991-07-01), Malhi et al.
patent: 5059557 (1991-10-01), Cragon et al.
patent: 5239447 (1993-08-01), Cotues et al.
patent: 5252857 (1993-10-01), Kane et al.
patent: 5266833 (1993-11-01), Capps
patent: 5343075 (1994-08-01), Nishino
patent: 5343366 (1994-08-01), Cipolla et al.
patent: 5404044 (1995-04-01), Booth et al.
patent: 5424920 (1995-06-01), Miyake
patent: 5432729 (1995-07-01), Carson et al.
patent: 5434745 (1995-07-01), Shokrgozar et al.
patent: 5502667 (1996-03-01), Bertin et al.
patent: 5517957 (1996-05-01), Beilstein, Jr. et al.
patent: 5523619 (1996-06-01), McAllister et al.
patent: 5552633 (1996-09-01), Sharma
Stoller, H.I., "Edge-Mounted Chip Assembly For Microprocessors," IBM Technical Disclosure Bulletin, vol. 23, No. 2, pp. 581-582, Jul. 1980.
Henle, R. A., "Vertical Chip Packaging," IBM Technical Disclosure Bulletin, vol. 20, No. 11A, pp. 4339-4340, Apr. 1978.
Gillett, J. B., "Inexpensive Chip Package," IBM Technical Disclosure Bullertin, vol. 33, No. 1A, pp. 272-273, Jun. 1990.
Beilstein, Jr. Kenneth Edward
Bertin Claude Louis
Cronin John Edward
Howell Wayne John
Leas James Marc
Fahmy Wael
International Business Machines - Corporation
Ostrowski David
LandOfFree
Method and workpiece for connecting a thin layer to a monolithic does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and workpiece for connecting a thin layer to a monolithic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and workpiece for connecting a thin layer to a monolithic will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1786411