Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2007-08-21
2007-08-21
Kerveros, James C. (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
Reexamination Certificate
active
09949399
ABSTRACT:
A test system includes a built-in self-test (BIST) circuit and a stress applicator for use in analyzing a memory array. The stress applicator applies a selective set of stress factors to the memory array, such as temperature and voltage conditions. The BIST circuit executes a test routine on the memory array to detect the presence of any faulty memory address locations that may arise under the prevailing stress condition. A full testing cycle involves iterative repetition of the functions performed by the stress applicator and BIST circuit, with variations in the stress factors across the testing iterations. An accumulator cumulatively stores the fault information generated by the BIST circuit during each testing iteration. Following completion of the testing cycle, a repair operation is performed by a built-in self-repair (BISR) circuit to remap the faulty memory address locations indicated by the accumulator to redundant memory address locations.
REFERENCES:
patent: 5570376 (1996-10-01), Kunda et al.
patent: 5831989 (1998-11-01), Fujisaki
patent: 6067262 (2000-05-01), Irrinki et al.
Agrawal Ghasi R.
Puri Mukesh K.
Schwarz William
Kerveros James C.
LSI Corporation
Suiter Swantz PC LLO
LandOfFree
Method and system for performing built-in self-test routines... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for performing built-in self-test routines..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for performing built-in self-test routines... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3828138