Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2005-09-20
2005-09-20
Whitehead, Jr., Carl (Department: 2813)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
Reexamination Certificate
active
06946710
ABSTRACT:
A method of forming a semiconductor device with improved leakage control, includes: providing a semiconductor substrate; forming a trench in the substrate; forming a leakage stop implant in the substrate under the bottom of the trench and under and align to a sidewall of the trench; filling the trench with an insulator; and forming an N-well (or a P-well) in the substrate adjacent to and in contact with an opposite sidewall of the trench, the N-well (or the P-well) extending under the trench and forming an upper portion of an isolation junction with the leakage stop implant, the upper portion of the isolation junction located entirely under the trench. The leakage control implant is self-aligned to the trench sidewalls.
REFERENCES:
patent: 5770504 (1998-06-01), Brown et al.
patent: 5861330 (1999-01-01), Baker et al.
patent: 6033949 (2000-03-01), Baker et al.
patent: 6054344 (2000-04-01), Liang et al.
patent: 6069057 (2000-05-01), Wu
patent: 6177333 (2001-01-01), Rhodes
patent: 6228726 (2001-05-01), Liaw
patent: 6248645 (2001-06-01), Matsuoka et al.
patent: 6313011 (2001-11-01), Nouri
patent: 6342429 (2002-01-01), Puchner et al.
patent: 6472301 (2002-10-01), Lin et al.
Logan Lyndon R.
Slinkman James A.
Dolan Jennifer M.
International Business Machines - Corporation
Jr. Carl Whitehead
Sabo William
Schmeiser Olsen & Watts
LandOfFree
Method and structure to reduce CMOS inter-well leakage does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and structure to reduce CMOS inter-well leakage, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and structure to reduce CMOS inter-well leakage will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3436883