Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2007-10-09
2007-10-09
Fourson, George (Department: 2823)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S296000, C257SE21546
Reexamination Certificate
active
11200694
ABSTRACT:
A method suitable for use during fabrication of a semiconductor device such as a dynamic random access memory or a flash programmable read-only memory comprises etching through silicon nitride and pad oxide layers and into a semiconductor wafer to form a trench into the wafer. A shallow trench isolation (STI) layer is formed in the opening in the silicon nitride and in the trench in the wafer which will, under certain conditions, form with an undesirable void. The silicon nitride and pad oxide layers are removed, then an epitaxial silicon layer is formed on the silicon wafer between the STI. A gate/tunnel oxide layer is formed on the epitaxial silicon layer, then a word line is formed over the gate/tunnel oxide. The epitaxial silicon layer ensures that some minimum distance is maintained between the gate/tunnel oxide and the void in the STI. Wafer processing may then be continued to form a completed semiconductor device.
REFERENCES:
patent: 4571819 (1986-02-01), Rogers et al.
patent: 5134090 (1992-07-01), Bean et al.
patent: 6136687 (2000-10-01), Lee et al.
patent: 6150238 (2000-11-01), Wu et al.
patent: 6177329 (2001-01-01), Pang
patent: 6309958 (2001-10-01), Okada
patent: 6376357 (2002-04-01), Onuma
patent: 6399476 (2002-06-01), Kim et al.
patent: 6406992 (2002-06-01), Mao et al.
patent: 6451669 (2002-09-01), Torres et al.
patent: 6489193 (2002-12-01), Chen et al.
patent: 6589861 (2003-07-01), Park et al.
patent: 6791155 (2004-09-01), Lo et al.
patent: 6798038 (2004-09-01), Sato et al.
patent: 6812115 (2004-11-01), Wieczorek et al.
patent: 6909128 (2005-06-01), Ireland
patent: 7015116 (2006-03-01), Lo et al.
patent: 2001/0044176 (2001-11-01), Sanfilippo
patent: 2003/0015764 (2003-01-01), Raaijmakers et al.
patent: 2003/0143852 (2003-07-01), En-Ho et al.
patent: 2004/0018696 (2004-01-01), Wieczorek et al.
patent: 2004/0173870 (2004-09-01), Sato et al.
patent: 2004/0241956 (2004-12-01), Eun et al.
patent: 2005/0087833 (2005-04-01), Schuegraf et al.
Rueger Neal R.
Sandhu Gurtej
LandOfFree
Method and structure for shallow trench isolation during... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and structure for shallow trench isolation during..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and structure for shallow trench isolation during... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3900932