Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2005-08-09
2005-08-09
Nguyen, Cuong Q. (Department: 2811)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S386000, C438S398000
Reexamination Certificate
active
06927122
ABSTRACT:
A method and structure for high capacitance memory cells is provided. The method includes forming a trench capacitor in a semiconductor substrate. A self-structured mask is formed on the interior surface of the trench. The interior surface of the trench is etched to form an array of silicon pillars. The self-structured mask is removed. Then an insulator layer is formed on the array of silicon pillars. A polycrystalline semiconductor plate extends outwardly from the insulator layer in the trench.
REFERENCES:
patent: 4906590 (1990-03-01), Kanetaki et al.
patent: 4977436 (1990-12-01), Tsuchiya et al.
patent: 5001526 (1991-03-01), Gotou
patent: 5006909 (1991-04-01), Kosa
patent: 5153813 (1992-10-01), Oehrlein et al.
patent: 5166762 (1992-11-01), Yoshida
patent: 5176789 (1993-01-01), Yamazaki et al.
patent: 5191509 (1993-03-01), Wen
patent: 5204280 (1993-04-01), Dhong et al.
patent: 5360758 (1994-11-01), Bronner et al.
patent: 5393683 (1995-02-01), Mathews et al.
patent: 5401681 (1995-03-01), Dennison
patent: 5407534 (1995-04-01), Thakur
patent: 5438011 (1995-08-01), Blalock et al.
patent: 5592412 (1997-01-01), Kleinhenz et al.
patent: 5658816 (1997-08-01), Rajeevakumar
patent: 5662768 (1997-09-01), Rostoker
patent: 5719080 (1998-02-01), Kenney
patent: 5766968 (1998-06-01), Armacost et al.
patent: 6020609 (2000-02-01), Wu
patent: 63-066963 (1988-03-01), None
Ahn Kie Y.
Forbes Leonard
Geusic Joseph E.
Micro)n Technology, Inc.
Nguyen Cuong Q.
Schwegman Lundberg Woessner & Kluth P.A.
LandOfFree
Method and structure for high capacitance memory cells does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and structure for high capacitance memory cells, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and structure for high capacitance memory cells will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3482267